FPGA sine generator

NI 工程師您好: FPGA Sine Generator中的 Look-Up table size 是指什麼?    如果While loop的迴圈速度是1000us,此時FPGA Sine Generator的Frequency設定為10Hz,那輸出的sine wave會是10Hz嗎?    謝謝。

Hi, wwc
在LabVIEW視窗內按Ctrl+H可以開啟說明視窗,而由說明視窗可以知道Table size的意思,請見下圖
以上圖來說,這個Sin generator產生1024點的10KHz的sin波的DATA
所以如果要正確輸出10KHz的sin波,您的輸出頻率要注意是否會影響輸出波形的頻率
希望以上訊息能夠解答您的問題, 若還是有疑問, 再請您回文,
若是覺得問題有解決而且答案還滿意, 也請您勾選 已解決 的選項以及惠賜一個 獎勵 ( Kudos )囉!
謝謝!NI應用工程部
AAron

Similar Messages

  • FPGA sine wave generator

    NI工程師你好
    我在FPGA端使用sine wave generator
    可是出來的波形卻不是一個完整的Sin波圖形
    可以請工程師幫我解答一下嗎??
    已解決!
    轉到解決方案。
    附件:
    sin.png ‏10 KB
    sin-1.png ‏13 KB

    好吧,我認為問題可能是您使用的圖表上的FPGA。不幸的是,LabVIEW的通信方式,有時會導致與 FPGA圖表更新不當,因為他們目前沒有時間同步的時間在芯片上。我組建了一個簡單的應用程序,而不是傳輸分回的主機和波形似乎是正確的。讓我知道這是否有助於。
    附件:
    Sine.zip ‏317 KB

  • Question about the customized FPGA signal generator.

    I connected the AO0 and AO1 ports to the oscilloscope. But I got nothing. What should I do?
    Attachments:
    Customized FPGA Signal Generator.lvproj ‏2159 KB

    Hi CZ_Kevin,
    When attaching a project, it might be best to zip the project folder, or attach your VIs, so that we can look at your code. As for the screenshot, it looks like you might be using too many resources on the FPGA but again it is hard to determine without looking at your code.
    Since you are using a myRIO, you might get better responses by posting to the Academic Hardware Products forum as this handles many myRIO questions.
    Also, there are many pre-built project templates and examples within LabVIEW that might be worth exploring as well as a project guide that includes many tuturials. You can find the latter here.
    David C

  • FPGA wave generator precision

    Hello,
    I am trying to implement a FPGA project that requires signal frequency precision levels of about 1 mHz.  Due to the data types in the project, I seem to be having difficulty adjusting the frequencies of the Labview FPGA sine and square wave generators by 1 mHz; the specified frequencies (for example, 999.998 Hz) get binned to the closest available number (for example, 999.996 Hz).  I would like to change frequencies by only 1 mHz.  Is this possible with an FPGA project?  Any help would be much appreciated.

    did you check out http://zone.ni.com/devzone/cda/epd/p/id/6066
    notice figure 9 for computation of accumulator increment.  how are you trying to solve it?  what hardware?
    Stu McFarlane
    Viewpoint Systems, Inc.

  • Sine generator VI output jump

    Hi,
    I was describing a problem in the Multifunction DAQ board, but it looked like software had a part to play too.
    Basically, I was running a sine generator VI through analog output to a speaker, and experienced a sudden break or phase skip in the output. It's not a particularly rare occurence, and I'm hoping I can eliminate the problem as a source of error for my experiment.
    Are there any ways to prevent the skips?
    I'm using Labview 8.6 on a PXIe-8108 controller, recording through PXIe-4498 and outputting through PXI-6733.
    Thanks.

    Just add an offset to the generated waveform using the Add primitive in the Numerics palette. Feed the waveform output from the Waveform Buffer Generation VI into one terminal of the Add primitive, and a constant into the other input terminal of the Add primitive. The resulting waveform will be a sine wave with a DC offset.

  • LabVIEW FPGA Sine Wave Generator Reset Input Behavior

    I would like to know what the output from the Sine Wave Generator express VI is while the reset input is true, and what happens to the output immediately after the reset input is set false.
    I need to generate a regular sequence of positive half-cycles of a sine wave, with an arbitrary delay between them that is not related to the actual frequency of the sine wave. So my plan is basically to periodically fire a trigger in the fpga software that resets a sine wave generator and directs its output to an analog output until the sine wave goes negative, at which point the analog output is set to 0 until the next trigger.
    Thanks

    Muchas gracias por responder steve.bm
    El problema que tengo es el siguiente, estoy desarrollando un proyecto en el cual uso los conversores DAC y ADC de la  tarjeta FPGA Spartan 3E para lo cual use como base el proyecto que esta subido por la NI que se encuentra en uno de los enlaces que me dejaste,( Lesson 8 - Linking Existing VHDL Code from WebPACK into LabVIEW FPGA) del mismo solo modifique para usar el ADC y el DAC mediante el cual adquiero una señal senosoidal y la tengo que reconstruir, el problema es que como uso un generador de señal de laboratorio al ingresar la frecuencia de muestreo para obtener una buena reconstruccion, la frecuencia se baja lo cual en el proyecto real no podra pasar ya que la frecuencia ya en proyecto final la adquiero de la red electrica publica pero ahora para pruebas estoy con un generador, la verdad no se que pasa porque tiene un retrazo la señal.....
    Te parece si te puedo dejar mi proyecto subido en enlace para que lo revices ??

  • FPGA output different to emulator

    I've written a simple vi that outputs a sine wave using the FPGA sine generator. This passes through a half-wave rectifier setup (via a SCB-68 connector block) and back into the FPGA. When I set the execution target to the FPGA emulator the vi works perfectly. A full sine wave is displayed on one wave-chart, and a half wave on other. However, when I target the FPGA device and compile and download the vi, the output turns into what appears to be random noise. Both wave-charts show nothing like a sine wave. Whats going on?
    Cheers,
    Rob.

    Actually i've just found the following in a help file, i'll give it a go...
    Sine Generator Details
    If you target an FPGA device emulator, the Sine Generator VI outputs every point of the generated sine wave, regardless of the rate at which LabVIEW calls the VI. To produce the same data while targeting an FPGA device emulator as when targeting an FPGA device, change phase increment to take into account the rate at which the FPGA VI calls the Sine Generator VI. The following equation determines the correction for using an FPGA device emulator.
    phase increment (emulation) = phase increment (FPGA) * FPGA loop time (ticks)

  • Sin wave generation for R series FPGA

    Dear All,
    I am generating sin Wave with (FPGA Sin Wave Generation Express vi) from Rseries FPGA Target.Frequency range is from 1500Hz to 3000Hz.Frequency and Amplitude parameters are coming from Host .Wave is going to an AO.The wave is not displaying in my Host with the set parameters as required.
    What am I doing wrong??
    Certified LabVIEW Architect
    Certified TestStand Developer

    Hi,
    I am using NI 9263 4x AO.the problem was with the FPGA Express vi Parameters used the example sin wave Generation from the FPGA fundamental folder and modified the Host parameters to meet our requirement and it worked fine.
    Thanks
    Certified LabVIEW Architect
    Certified TestStand Developer

  • Help needed with generating a sine wave with NI-5640R card

    Hi there,
    I have created a simple programe using the 5640R card, and i am attaching the programe to this question. Using a "sine generation" function/block i am generating a sine wave and outputting to one of the o/p ports and then i am connecting that o/p port to one of the i/p ports using a cable. Then i am plotting what ever i have recieved through the i/p port (this has to be same as what is generated using "sine generator" ). The graph shows that i am not receiving aything from the i/p port, but when i plot the o/p of the "sine generator", i see that the sine generator is generating the sine wave. Please refer to the attached figure and please tell me what mistake i have made in this simple programe.
    Thanks,
    Sandeep.
    Message Edited by sandeep palreddy on 07-08-2007 12:46 PM
    Sandeep Palreddy, Graduate Research Assistance
    The Microwave Remote Sensing Laboratory (MIRSL)
    University of Massachusetts
    151 Holdsworth Way
    Amherst MA 01003-9284
    Attachments:
    figure.doc ‏27 KB
    figure.doc ‏27 KB

    Hi sandeep
    This small segment of code will not work on the NI PCI-5640R.  This module does not support running the FPGA Vis directly.  A Host VI must be run that calls to the FPGA Vis.
    I suggest that you look at the ni5640R Analog Input and Output example that is installed by the NI PCI-5640R software. 
    Jerry
    PS: Make sure that you are using the NI PCI-5640R software version 1.1.

  • Fpga HDL code generator

        Hello,
    It seems that FPGA module cannot interface custom FPGA board.
    I wonder if FPGA can be used as a HDL code generator.
    Here is what I'd like to do :
    - code an algorithm in a LabVIEW block diagram
    - make a HDL from the BG with FPGA module
    - build the HDL code in my FPGA IDE (Quartus II, in this case)
    - download it in my FPGA target with the JTAG probe
    - use RS232 (or any VISA interface) to communicate the results to another LabVIEW vi
    The main question is : can LabVIEW FPGA module generate HDL code ?
    Thanks,

    Hello,
    The LabVIEW FPGA module generates *.vhd files, located in the directory C:\NIFPGA80\clntTmp\[projectDir]\ (if you use LabVIEW 8.0); those files are then sent to Xilinx tools to generate the FPGA bitfile. LabVIEW FPGA module is not designed for non-NI products, this is why those intermediate files are encrypted.
    Cordially,
    .mrLeft{float:left} .mrInfo{border-left:solid 1px #989898;font-size:x-small;color:#989898}
    Mathieu R.  
      CTD - Certified TestStand Developer / Développeur TestStand Certifié  
      CLAD - Certified LabVIEW Associate Developer  

  • FPGA compiler Server status says idle but Status says compiling VHDL

    when i compile my FGPA vi file , after some time in the compile server window "Server status" shows "idle.." but the status box shows "Compiling VHDL".
    It stays in this condition for a long time about 30 mins. Why is this happening? I am also attaching the screenshot of the compile server.
    FPGA vi i am trying to compile is the Sine Generator.vi which was there in examples under FPGA Fundamanetals->Analysis and Controls.
    Attachments:
    compile server.JPG ‏59 KB

    I am attaching the block diagram of the fpga vi. It is a sine generator example which was in the labview examples folder.
    I am seeign this behaviour only when i compile this fpga vi. I have compiled other fpga vi's without any problem.
    Attachments:
    fpga vi for sine genrator.JPG ‏127 KB

  • FPGA Compiler

    Hi All,
    Sine Generator - R Series.lvproj  is one of the examples in the Example Finder. The example is developed for PXI 7831 R Series card. But it’s mentioned that the example can run on PXI 7841 Series card also. So I created new target and devices (7841) in the PXI system and moved the Items to Move to my new target, then I run the Sine Generator (FPGA).vi but not successful. The compiler is hanging in the following window for hours.(I am using LabVIEW 2010 with xilnix 11.5 FPGA compiler)
    Also I am facing the same problem when compiling the attached simple FPGA VI. This VI has only Sine Wave Generator function and I/O node.
    Why I couldn't compile the attached simple VI or provided example VI. Please add your inputs/comments
    Thanks in advance
    Attachments:
    test3.vi ‏36 KB

    There's a trick here for significantly speeding up the compilation process on certain CPUs: http://forums.ni.com/t5/LabVIEW-FPGA-Idea-Exchange/Multi-core-Compiling/idc-p/2301338#M297
    (It looks like your CPU is supported)
    Certified LabVIEW Architect, Certified TestStand Developer
    NI Days (and A&DF): 2010, 2011, 2013, 2014
    NI Week: 2012, 2014
    Knowledgeable in all things Giant Tetris and WebSockets

  • How to make a precise 0 to 60Hz vco in fpga?

    When using the express sine generation in fpga, lets say 50Hz, the frequency is round-off to some mHz .
    So correct 50001 mHz generation is not possible with the express sine generator.
    What is the best way to solve this?
    My goal is to precisely generate frequencies from 0 to 60Hz in millihertz steps. Like a VCO or voltage controlled generator does.
    The frequency should be addapted hundred times a second from the host. Like a sweep function.
    Have program a realtime simulator for powerplants written in C++.I translates the RT sim to NI components and software (Labview).
    My rt pxi turbine simulator for simulating grid incidents was succesfully used in a nuclear plant in 2006. Look at http://sine.ni.com/cs/app/doc/p/id/cs-755

    Hi,
    I think that the examples below can be usefull for you. More advanced functionality is used than Express Vi's.
    http://sine.ni.com/apps/we/niepd_web_display.display_epd4?p_guid=E142BB6B6CB2097EE034080020E74861&p_node=201268&p_source=External
    http://sine.ni.com/apps/we/niepd_web_display.display_epd4?p_guid=E129B7EFAFD918AAE034080020E74861&p_node=DZ52000_US&p_source=External
    Regards.
    JorisV

  • Error in Compiling onto FPGA

    When I try to compile my FPGA code generated from the FPGA wizard I get this error
    An error occurred attempting to connect to this compile server.
    Details:
    LabVIEW: An exception occurred within the external code called by a Call Library Function Node. The exception might have corrupted the LabVIEW memory. Save any work to a new location and restart LabVIEW.
    I already tried uninstalling and reinstalling xilinx

    Labview 12.0
    Xilinx 13_4
    I've only attempted to compile code created by the wizard
    Attachments:
    Error Screenshot.JPG ‏160 KB
    ni_support.zip ‏319 KB

  • Image/Spri​te Display on FPGA

    Awhile back I created a system that used a FPGA to generate a VGA signal for low latency visual-stimulus display.  It originally just displayed squares, and was later upgraded to support rectangles and rotation.
    We would now like to display an actual image.  I think the only issue I'm running into is transferring the pixel-data array from the host (a realtime controller) to the FPGA (PXI-7813R).  I'd like to start with a 100x100 pixel image, which would require a 10,000 element array (of U8).  The transfer rate doesn't have to be fast; I'd transfer just a single image before a trial began and it would be displayed statically.
    What transfer mechanism would work for this?  The FPGA doesn't support statically-sized arrays this big.  BlockRAM only works within the context of the FPGA.  FIFO's are no good because the same data has to be present for many VGA clock cycles/frames.  DRAM isn't available on that FPGA (as far as I can tell).
    Any ideas?  If DRAM is the answer, I could probably swing a new FPGA purchase.  Thanks.
    -Joe

    You most definitely want to avoid that type of array in the FPGA... especially on the Front Panel for communication.
    You will want to use FIFOs here: I would transfer the data using FIFOs, and then read chunks of that data into Block Memory (not DRAM) on your FPGA target.
    Basically, use the "Get Number of Elements to Read" Fifo property, wait until you hit 10k elements or more, then read out 10k into your sprite buffer (again, you'll want to implement this using BRAM memory items). 
    I'm not sure what all you're doing on the FPGA, but that 7813 is pretty small and old... and if you want a bunch of these sprites, you could run out of room fairly quickly.
    Cheers!
    TJ G

Maybe you are looking for

  • How to find an error at the time of inserting at particular column.

    Hi, I'm loading the data into a table by using procedure . At the time of inserting data i got a precision error or value too large error. Is there any way to find out at which column the error has occured. Thanks a lot your help in advance. Thanks &

  • How to paste text box into the same position

    when I used adobe acrobat 6.0, I can paste the text box in the same position in the next page, it is very useful for editing files with similiar information. after I use acrobat 9.0, I found that I can not paste the text box in the same position in t

  • Counterswa​p on a NI-6602

    Hello, I am programming a NI-6602, register level programming. Programmed this card before, e.g. "pulse width measurement", works fine. Now, I want to program "continuous pulse trains" on all 8 channels. But I only can get pulses from 4 of the 8 chan

  • What are the steps in creating a customised report?

    Dear Experts, can you help me with your expereince what are the steps involved in creating a customised report? Who generates the requirement? Who prepares the functional spec and what information it contains? Who approves the functional spec once it

  • Sync log file error message

    i have a .lml file from my previous n81. i could open it using the pc suite before after trying serveral ways. but now it prompt me an error "the opening <logml > tag is not found" i need to open up the file urgently. can anyone advise?