Contract work for a LabVIEW/FPGA programmer in Cambridge/Boston MA

Hello,
we are looking for an experienced LabVIEW programmer who has experience in FPGA programming to do some contract work on improving our current software.
If you are interested, please email me ([email protected]) to discuss further. 
Best wishes,
Marcel

Srinkoo:
Please reply with a brief description of your credentials and availability.
My email is [email protected]

Similar Messages

  • Labview 2010 Student Edition, will it work with the Labview FPGA module and Xilinx Spartan 3E??

    Just as the title states.
    I did a search here on compatibility, but I am coming up short with not much to show for it.
    I have Labview 2010 student edition, 32bit and 64 bit. I am trying to do a Senior Design project for my undergrad, and I am having some issues.
    I was able to download the Support for the Xilinx Spartan 3E and Labview FPGA.
    I install it, it runs through the unzipping process, installs, and then mysteriously I cannot find it. I have looked through my programs list and it is not listed. I open both editions of LabView and I find ABSOLUTELY NOTHING indicating that either one has ANYTHING to do with FPGA.
    Did I install it wrong? Or is it just not supported in the studend version of Labview???
    Can someone help me, please?

    M Boat wrote:
    What about the trial version? Any chance of it being on there?
    I think everything is available for download, and without activation it will be in trial mode and you have about a month (?) before the trial expires.
    A trial version of the FPGA module is available for download here. I have no idea if it would work with the student version.
    I would recommend to talk to your local NI sales representative for advice. Good luck.
    LabVIEW Champion . Do more with less code and in less time .

  • How do I install Labview 64 bit support for the labview fpga module?

    see subject.

    Hi,
    The LabVIEW FPGA Module uses the 32-bit version of the Xilinx tools, even on the 64-bit OS.
    There is no 64 bit version of LabVIEW FPGA and you must have LabVIEW 32 bit
    installed on your 64-bit machine to use the compatible version of
    LabVIEW FPGA.
    NI LabVIEW FPGA Module will run within the 32-bit emulation layer, Windows on Windows (WOW64).
    regards,
    Houssam Kassri
    NI Germany

  • This URL is not working for Online Labview evaluation

    Hi,
    I tried to  launch the online Labview evaluation online,but it is giving runtime error(Server error in '/VDMS' application)when i try to open the below link
    http://digital.ni.com/express.nsf/bycode/ex3iq7
    for online labview evaluation.
    Thanks,
    Suresh

    duplicate
    LabVIEW Champion . Do more with less code and in less time .

  • Where can I find contract work using LabVIEW?

    I am currently looking for some LabVIEW programming contract work. I have 3 years LabVIEW experience. If anyone has any suggestions please let me know. Thanks.

    There are two good ways to get contract work for programming with LabVIEW:
    1.  Get certified as a LabVIEW Developer (CLD).  This will get your name on our website for customers to browse when looking for LabVIEW programmers.  This will also give you exposure to NI reps to they can be aware you're working and certified, even if they're not your rep, they could still recommend you to a customer in need.
    2.  Become a Certified Professional Instructor.  You'll receive teaching contracts from NI that could last as little as 3 days, or as much as a month at a time based on your location and willingness to travel. 
    View details at www.ni.com/training  >> Certification Overview
    Regards,
    Berenice Tostado
    National Instruments Canada
    Customer Education Manager

  • LabVIEW FPGA driver for Xilinx SPARTAN 3E Starter Board

    i need drivers for spartan 3E .

    If you are at a university that has a site license for the FPGA module, the following might be of interest to you:
    Using LabVIEW FPGA with the Xilinx SPARTAN-3E XUP Starter Kit
    See also this discussion.
    Quote from the license agreement:
    ...INSTALLATION AND USE OF THE LABVIEW FPGA TARGET MODULE FOR THE XILINX SPARTAN-3E STARTER BOARD (THE “TARGET MODULE”) IS LIMITED TO ACADEMIC INSTITUTIONS THAT HAVE A VALID, CURRENT “ACADEMIC TEACHING LICENSE” FROM NATIONAL INSTRUMENTS FOR THE LABVIEW FPGA MODULE. THIS TARGET MODULE MAY ONLY BE USED FOR INSTRUCTIONAL PURPOSES, SUBJECT TO THE TERMS AND CONDITIONS OF THE NATIONAL INSTRUMENTS SOFTWARE LICENSE AGREEMENT THAT ACCOMPANIES THE SOFTWARE...
    LabVIEW Champion . Do more with less code and in less time .

  • Need SPARTAN 3E board Driver for Labview FPGA 8.5 !!!!!! Thx

     HI!!I need the spartan 3e driver for labview 8.5(not for labview 8.6) for school useI try to download it from ftp://ftp.ni.com/outgoing/NISPARTAN3ELV85.zip
    but this link is dead now. Could somebody send this driver to [email protected] PLZ? Thank you a lot for all in advance
    Solved!
    Go to Solution.

    Hello,
    I'm looking for same (Labview FPGA 8.5 for Spartan 3E). But it isn't available on related url now. I'll be glad if someone can help to find driver.
    Best regards, 

  • LabVIEW Software Programmer and Project Lead in Overland Park, KS

    JET Engineering Inc. is a System Integrator for test measurement and control. Corporate office located in Cedar Rapids, IA with branches in KS, MO, NE.  Looking to expand into the Overland Park, KS area. ISO 9001:2008 certified.
    Job Summary: 
    Customer on-site LabVIEW programmer on various projects.  Responsible for assembling project requirements, accepting assigned responsibilities, working with other JET team members, and maintaining schedule to ensure timely completion of project.  Must manage project scope, cost, schedule, and risk to achieve project objectives.   Effectively coordinate and manage activities with other JET and customer team members.  Track and communicate status of projects.
    Job Responsibilities: 
    Designing and implementing LabVIEW solutions for customers with guidance from JET LabVIEW Architects
    Understanding of National Instruments (NI) hardware capabilities integrate them into customer solutions
    Troubleshooting hardware, wiring, and interfaces
    Planning and Executing comprehensive software validation tests
    Understanding and/or discovering how software, hardware and customer systems interact
    Receiving and following general instructions on routine work, detailed instructions on new projects or assignments; work will be reviewed for soundness of judgment and overall adequacy and accuracy.
    Building productive working relationships internally and externally.
    Frequent internal company and external status reporting.
    Developing solutions to a variety of problems of moderate scope and complexity. 
    Referring to policies and practices for guidance.
    Working on problems of moderate scope where an analysis of situations or data requires a review of a variety of factors.
    Exercising judgment within defined procedures and practices to determine appropriate action.
    Contributing to the completion of organizational projects and goals.
    Frequent use of general / technical knowledge and industry/functional practices, techniques, and standards.
    General application of sound engineering process concepts and principles.
    Developing professional expertise.
    Job Skills: 
    Certified LabVIEW Developer level programing skills
    Working knowledge of most NI hardware platforms
    Prefer experience with NI TestStand
    Prefer experience with NI VeriStand
    Prefer experience with LabVIEW classes and object oriented programming
    Job Attributes:
    Analysis – understands elementary problem- solving techniques. 
    Cooperation – understands the value of cooperating with co-workers.
    Coordinating – understands how to disseminate internal information.
    Innovation – recognizes the benefits of change and experimentation.
    Judgment –base decisions on factual information and sound logic.
    Relationships –compassionate and empathetic when dealing with the problems of others.
    Minimum Requirements:
    Bachelor’s degree in appropriate discipline, or in the absence of a bachelor’s degree, six years of related experience, or NI CLD certification with demonstrated project experience.
    Compensations:
    Depends on Experience Level

        Bill,
    We are able to offer you the help you need on
    this.  I work for a LabVIEW/test-system consulting group based here out
    of Salt Lake City...not too far if a quick trip is needed.  Among the
    six of us, four of us are former NI employees and we count with a lot of LabVIEW experience and regularly do
    contract work, local and remote.  This sounds interesting and right up
    our alley as far as experience goes.  I'd refer you to our website for
    further info about different projects that we've done for many
    clients.  www.mooregoodideas.com.
    If this seems workable for
    you, feel free to shoot me a note at [email protected]  I'd be
    curious to know more about what you're after and how we can help you
    out. 
    Thanks,
    Jim

  • FlexRIO DRAM problem in Labview FPGA 2010

    Hello,
    I am just switching from Labview FPGA 2009 to Labview FPGA 2010 and I am having compilation problems with very simple projects that shouldn't fail to compile.
    I am using a FlexRIO 7965R board as a target. Initially, I just wanted to recompile a project that was working fine under Labview FPGA 2009. When it failed, I drastically
    simplified it to isolate the source of error. I ended up with what is attached. In this very simple VI I just write some values into DRAM banks in one timed loop, read them out in another and send them through a Target to Host DMA FIFO. Both loops are quite slow running at only 40 MHz. Previously, I was able to compile VIs with DRAM clip nodes in timed loops running at 100 MHz without any problems.
    The compilation fails with this summary:
    "Compilation
    failed due to resource overmapping"
    although it should fit easily.
    The error is definitely related to DRAM. This s what Xilinx log says:
    "ERRORlace:543
    - This design does not fit into the number of slices available in this device
    due to the complexity of
       the design and/or constraints.
       Unplaced instances by type:
         IDELAYCTRL    21 (48.8)  "
    Then it lists these instances (about 20):
       0. IDELAYCTRL
    Puma20DramMainx/GenBank0or1Mig.u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate0
       1. IDELAYCTRL
    Puma20DramMainx/GenBank0or1Mig.u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate1
       2. IDELAYCTRL Puma20DramMainx/GenBank0or1Mig.u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate2
    Both DRAM banks are configured with the clip node for 128-bit FIFO version v1.1.0. I also tried using the legacy version v1.0.0 but it didn't make any difference.
    It looks like I have some configuration problems I can't identify or there is something wrong with the DRAM clip node in Labview FPGA 2010.
    Any ideas on what could be happening here? Any help would be much appreciated.
    Regards,
    Ivan
    Attachments:
    flexrio_dram_test.lvproj ‏157 KB
    flexrio_dram_test_fpga.vi ‏124 KB

    Hello Ivan,
    It looks like in your project you are using both the NI 5761 adapter module and DRAM.  We have seen a few cases where certain combinations of DRAM, adapter modules, and FlexRIO FPGA targets in LabVIEW FPGA 2010 have caused some resource overmapping errors of the IODelayCtrl components used in the adapter module and DRAM CLIPs. Due to a bug, certain constraints inside of the CLIP cores are misinterpreted by the ISE compiler causing this overmap error when you switch to LabVIEW FPGA 2010. 
    This was reported to R&D (# 258076) for further investigation and to create a long term fix.  In the meantime, for this specific issue please use the following knowledgebase article to apply a patch to your FlexRIO fixed logic files.  This patch updates some of the constraints used by the DRAM to ensure that the Xilinx compiler can properly interpret them. There are more details on your issue in the knowledgebase as well. 
    Knowledgebase 5E4FNCDP: Error, “Compilation Failed Due to Resource Overmapping,” When Using NI FlexR...
    If you do run into any other issues regarding IODelayCtrl components, feel free to reply to this forum topic to let me know about them.
    Regards,
    Browning G
    FlexRIO R&D

  • Why should I adopt LABVIEW FPGA as a tool for developing my FPGA projects?

    Dear Friends, 
    Since I have started using LABVIEW FPGA, I got too many questions in my mind looking for answers! 
    1-      Does anybody can tell me “why should I adopt LABVIEW FPGA as a tool for developing my FPGA projects?”
    I mean there are many great tools in this field (e.g. Xilinx ISE, ….); what makes LABVIEW FPGA the perfect tools that can save my time and my money? 
    I’m looking for a comparison can show the following points:
    ·         The Code size and speed optimization.
    ·         Developing time.
    ·         Compiling time.
    ·         Verifying time.
    ·         Ability to developing in future.
    ·         …etc.. 2-     
    I’ve Spartan-3E kit, I’m so glad that LABVIEW support this kit; I do enjoyed programming the kit using LABVIEW FPGA, but there are too many obstacles!
    The examples come with Spartan-3E driver don't cover all peripherals on board (e.g. LAN port is not covered)! There is a declaration at NI website which is "LabVIEW FPGA drivers and examples for all on-board resources" Located at: http://digital.ni.com/express.nsf/bycode/spartan3eI don’t think that is true!
    Anyway, I will try to develop examples for the unsupported peripherals, but if the Pins of these peripherals are not defined in the UCF file, the effort is worthless! The only solution in this case is to develop VHDL code in ISE and use it in Labview FPGA using HDL node!?
    3-      I wonder if NI has any plan to add support for Processor setup in Labview FPGA (Like we do in EDK)?
    4-      I wonder if NI has any plan to develop a driver for Virtex-5 OpenSPARC Evaluation Platform ?http://www.digilentinc.com/Products/Detail.cfm?Nav​Path=2,400,599&Prod=XUPV5 
    Thnaks & regards,Walid
    Solved!
    Go to Solution.

    Thanks for your questions and I hope I can answer them appropriately
    1. LabVIEW FPGA utilizes the intuitive graphical dataflow language of LabVIEW to target FPGA technology. LabVIEW is particularly nice for FPGA programming because of its ability to represent parallelism inherent to FPGAs. It also serves as a software-like programming experience with loops and structures which has become a focus of industry lately with C-to-gates and other abstraction efforts. Here are some general comparison along the vectors you mentioned
    Code Size and speed optimization - LabVIEW FPGA is a programming language. As such, one can program badly and create designs that are too big to fit on a chip and too slow to meet timing. However, there are two main programming paradigms which you can use. The normal LabVIEW dataflow programming (meaning outside a single-cycle loop) adds registers in order to enforce dataflow and synchronization in parity with the LabVIEW model of computation. As with any abstraction, this use of registers is logic necessary to enforce LabVIEW dataflow and might not be what an expert HDL programmer would create. You trade off the simplicity of LabVIEW dataflow in this case. On the other hand, when you program inside a Single-Cycle timed loop you can achieve size and speed efficiencies comparable to many VHDL implementations. We have had many users that understand that way LabVIEW is transformed to hardware and program in such a way to create very efficient and complex systems.
    Development Time - Compared to VHDL many of our users get near infinite improvements in development time due to the fact that they do not know (nor do they have to know) VHDL or Verilog. Someone who knows LabVIEW can now reach the speeds and parallelism afforded by FPGAs without learning a new language. For harware engineers (that might actually have an alternative to LabVIEW) there are still extreme time saving aspects of LabVIEW including ready-made I/O interfaces, Simple FIFO DMA transfers, stichable IP blocks, and visualizable parallism.  I talk to many hardware engineers that are able to drastically improve development time with LabVIEW, especially since they are more knowledgable about the target hardware.
    Compilation Time - Comparable to slightly longer to due to the extra step of generating intermediate files from the LabVIEW diagram, and the increased level of hierarchy in the design to handle abstraction.
    Verification Time - One of our key development initiatives moving forward is increased debugging capabilities. Today we have the abilities to functionally simulate anything included in LabVIEW FPGA, and we recently added simluation capabilities for Imported IP through the IP Integration node on NI Labs and the ability to excite your design with simulated I/O. This functional simualation is very fast and is great for verification and quick-turn design iteration. However, we still want to provide more debugging from the timing prespective with better cycle-accurate simulation. Although significantly slower than functional simulation. Cycle-accuracy give us the next level of verification before compilation. The single cycle loop running in emulation mode is cycle accurate simluation, but we want more system level simulation moving forwrad. Finally, we have worked to import things like Xilinx chipscope (soon to be on NI Labs) for on-chip debugging, which is the final step in the verification process. In terms of verification time there are aspects (like functional simulation) that are faster than traditional methods and others that are comparable, and still other that we are continuing to refine.
    Ability to develop in the future - I am not sure what you mean here but we are certainly continuing to activiely develop on the RIO platform which includes FPGA as the key diffentiating technolgoy.  If you take a look at the NI Week keynote videos (ni.com/niweek) there is no doubt from both Day 1 and Day 2 that FPGA will be an important well maintained platform for many years to come.
    2. Apologies for the statement in the document. The sentence should read that there are example for most board resources.
    3. We do have plans to support a processor on the FPGA through LabVIEW FPGA. In fact, you will see technology on NI Labs soon that addresses this with MicroBlaze.
    4. We do not currently have plans to support any other evaluation platforms. This support was created for our counterparts in the academic space to have a platform to learn the basics of digital design on a board that many schools already have in house. We are currently foccussing on rounding out more of our off-the-shelf platform with new PCI Express R Series boards, FlexRIO with new adapter modules, cRIO with new Virtex 5 backplanes, and more.
     I hope this has anwered some of the questions you have.
    Regards 
    Rick Kuhlman | LabVIEW FPGA Product Manager | National Instruments | ni.com/fpga
    Check out the FPGA IPNet for browsing, downloading, and learning about LabVIEW FPGA IP Cores

  • Labview FPGA for beginners.

    Hello.
    I have no idea what labview is and how to work with this. I have had some experience with Xilinx 12.1 EDK (microblaze and VHDL).
    I tried to install labview and labview fpga module. It asked for some drivers and I continued, the program said that it will ask for the drivers later.
    But, beside that, do you have any training flow to suggest? Should I start with labview or is it not necessary? After that, should I start with CVI or FPGA? I am confused. Any help is welcomed!
    Thanks,
    Bill.

    See this video's to get start with labVIEW and more video's you can find in youtube. Also, get in touch with forum especially about FPGA questions or read the history question targeting to your design area.
    http://zone.ni.com/devzone/cda/tut/p/id/7466
    I never use FPGA codes or concepts in labVIEW but I am looking to learn now.

  • LabVIEW FPGA PMW modulation for L298n H-bridge

    Hello to everyone,
    I am new in LabVIEW FPGA programing and I have a couple questions, so I would be grateful if you could answer me. For my final work I have to control the speed and direction  of DC motor  using sb-RIO 9636 and H-bridge L298n. In attachments you can find scheme of the H- bridge and my program. I have conected In1(pin 5 of L298n) to digital pin 1 of the card, In2(pin 7 of L298n) to digital pin 2 of the card and changing the state of the pin I change the direction of the motor(I know that the one In should be Low and the other High so the motor can rotate  in one or the other direction). PWM(Enable pin of the L298n pin 6) I have conected to DIO3.
    PWM signal I cretaed is  shown in picture.
    My questions are:
    1.Will loop timer I used, provide that period of signal is lenght I specify in the control(for example if I put 20 000  will the period be 20000 s)?
    2. Can I vary the duty cycle changing the control Waiting (DIO3 is HIGH for a couple of us, then it sets LOW, and then all that repeats )?
    3. Earlier I thaugt that PWM signal I should send in both IN1 and IN2, and that the Enable pin is used to stop or start the motor. I tried that and the motor was rotating different speed, and I could stop or star the motor with enable pin, sending it HIGH OR LOW, but I could not change the direction of the motor. So my other option was to conect the pins as I explained at the begining.  My question is: Should I PWM conect to the enable pin, and will thah work?
    Thank you

    I found a couple of resources that deal with PWM on the FPGA and motor control - they might be helpful to reference as you look for answers to your questions.
    Developing a PWM Interface using LabVIEW FPGA
    http://www.ni.com/white-paper/3254/en/
    CompactRIO Motor Control Basics Tutorial
    http://www.ni.com/pdf/labview/us/compactrio_motor_control_basics.pdf
    PWM Output With LabVIEW FPGA
    http://www.ni.com/example/26499/en/

  • Can LabView FPGA module work with non-NI FPGAs?

    Simple Question: Can the LabView FPGA Module work with other FPGAs? Im assuming yes, but id like ot make sure first. Normaly I go with NI for most of my stuff, but they just are lacking in the FPGA hardware for what I need, but Im accustumed to LabView so I would like to stick with that to program it.
    Thanks!
    -Mark

    Using LabVIEW and LabVIEW RT you can access the registers on any PCI/PXI card using the NI-VISA driver. NI-VISA also allows you to handle interrupts and DMA data. For interrupts you will not actually write an interrupt service routine (ISR) in LabVIEW. Instead the VISA driver will acknowledge the interrupt to the card and then pass a VISA event to the LabVIEW application letting the application know that it needs to process the interrupt. Detailed information about this type of programming is available in the following documents.
    Using the VISA Driver Development Wizard and NI-VISA to Register-Level Program a PXI/PCI Device unde...
    Configuring LabVIEW Real-Time and NI-VISA to Recognize a Third Party Device
    Configuring LabVIEW Real...
    Developing a LabVIEW Real-Time Driver for a PXI or Compact PCI Device
    Porting a Windows PCI Device Driver to LabVIEW Real-Time
    Considerations in Implementing LabVIEW Real-Time Drivers
    Christian L
    Christian Loew, CLA
    Principal Systems Engineer, National Instruments
    Please tip your answer providers with kudos.
    Any attached Code is provided As Is. It has not been tested or validated as a product, for use in a deployed application or system,
    or for use in hazardous environments. You assume all risks for use of the Code and use of the Code is subject
    to the Sample Code License Terms which can be found at: http://ni.com/samplecodelicense

  • LabVIEW developer seeks short/medi​um term contract work in UK/EU

    Hello All,
    I am an ambitious and hardworking LabVIEW developer who is available for short/medium term contract work in the UK/EU. My formal qualifications consist of a bachelors and masters degree in electronic engineering. I am permitted to work without restriction in the UK/EU, and am available from Monday 2008/01/14 onwards.
    My previous experience includes two years as a Research and Development Engineer, where I was responsible for the design and implementation of a host of LabVIEW software suites for a flexible DSP based telecommunications test platform.
    Following that I experienced two exciting seasons working at the pinnacle of motorsport as a Test and Calibration engineer for a Formula 1 team. My duties included improvement and design of new automated test systems (LabVIEW based) for the on car sensors.
    Currently I am in the last week of a contract that is involved in the design and implementation of an automated test system for the semiconductor industry (NDA prevents me from divulging any more information).
    My four years of LabVIEW experience, coupled with my strong traditional programming skills and natural logical analysis, and the desire and willingness to put in 110% sets me in good stead to tackle any engineering challenge that I am presented with.
    If there are any roles that may prove suitable, I would be very interested in hearing about them. My CV is available on request.
    Best regards
    Neil
    nrp
    CLA

    Hi Neil,
    Hope you are doing well! Is it possible for you to contact me? My email is in my profile.
    Adnan Zafar
    Certified LabVIEW Architect
    Coleman Technologies

  • C API version required for LabVIEW FPGA 2011

    What is the verison of the C API that will work with LabVIEW FPGA 2011?
    Solved!
    Go to Solution.

    I would guess this one: http://www.ni.com/download/fpga-interface-c-api-2.0/2616/en/
    The version numbers appear to start with years in 2012.  This is the highest version I could find before 2012 and it was released in August of 2011.  That time coincides with the annual NI Week festivities where a large portion of the software/hardware is released.  It's a small download so it shouldn't be difficult to download and try it out.
    But, you'll still need LabVIEW for FPGA development according to this white paper: http://www.ni.com/white-paper/9036/en/

Maybe you are looking for