PCI 5640R using Both ADCs

Hi,
I am having a difficulty acquiring data from both ADCs on the PCI-5640R. I started with the My Simple Spectrum Analyzer example in the User Guide tutorial and then added the second channel to it as seen in the figure. I didn't observe any errors, but the second FIFO (FIFO 1) comes back empty. Maybe I need ADC1 acquisition to occur in it's own timed loop with the ADC1_clk driving it? Maybe the problem is in the Host VI where I signal for acquisition and then read from FIFO before FIFO1? I'm hoping someone can provide an example to save me compile time in trying to guess my way through it. There must be a lot of people using both inputs!
Chris
Attachments:
DualADCtarget.JPG ‏52 KB

Sorry. I reposted on the IF-RIO board.
Chris

Similar Messages

Pci-5640R Config.ADC 0 Microport Address write error

I am trying to run the tutorial in the "Getting Started with the NI PCI-5640R IF Transceiver and the LabVIEW FPGA Module" document. I got everything set up, but when I run it, I get an error which says
"Error -61059 occurred at Read/Write Control:Config.ADC 0 Microport Address in Simple Spectrum Analyzer.lvlib:ni5640R ADC address_port_write.vi->Simple Spectrum Analyzer.lvlib:ni5640R ADC read_write.vi->Simple Spectrum Analyzer.lvlib:ni5640R ADC read_write (multi-byte).vi->Simple Spectrum Analyzer.lvlib:ni5640R ADC write_register.vi->Simple Spectrum Analyzer.lvlib:ni5640R ADC 01 - Chip IO Access.vi->Simple Spectrum Analyzer.lvlib:ni5640R ADC Global.vi->Simple Spectrum Analyzer.lvlib:ni5640R ADC Default.vi->Simple Spectrum Analyzer (HOST).vi"
I can't figure out how to fix it.

It may be that the FPGA Refernce has not been binded. The issue was that the VIs need to be bound to the ni5640R FPGA VI Reference.ctl control. This is an option on the popup menu when clicking on the Open FPGA VI Reference VI. In some cases, it may already be selected in the popup menu. In this case, unselect the Bind to Typedef option. For good measure, I usually selected the FPGA VI to use with the host VI, and then I reset the Bind to Typedef option. In most cases this should fix the ni5640R FPGA VI Reference.ctl control mismatches throughout the VI. In some cases, I have to Save All, close the host VI and all subVIs. Then reopen the host VI. This has always working in all cases for me.
Jerry

Would like to use both ports adc dvi for hdmi for maca1047

I have a Mac A1047 dual 2.0 and would like to use both ports, adc/dvi to hdmi is the an adapter for both? I am in Michigan is there a store here does apple store carry anything like this and do I have to go online?

Hello, it may be tough finding an ADC->DVI adapter, & not certain ADC->DVI->HDMI 2 adapters will work.
I'm reasonably certain Apple no longer carries anything for ADC.
http://www.tigerdirect.com/applications/searchtools/item-details.asp?EdpNo=27382 87&SRCCODE=WEBGOOPA&cm_mmc_o=mH4CjC7BBTkwCjCV1-CjCE&gclid=CK_q5ZuChbkCFSU6QgodOk cAIQ
http://www.bestbuy.com/site/Rocketfish%26%23153%3B---DVI-to-HDMI-Adapter/9205745 .p?id=1218058779564&skuId=9205745
Or a DVI->HDMI cable, besides the ADC->DVI adapter...
http://dvi-to-hdmi-review.toptenreviews.com/index.html

Using NI PCI-5640R as Real-Time Spectrum Analyzer

Hi,
The code for NI PXIe-5641R Real-Time Spectrum Analyzer demo is posted HERE for LV 2009. I want to use the same code for NI PCI-5640R instead of NI PXIe-5641R. Since I am using a 5640R, I have changed the device in the project.
Can any one guide me what else changes I have to make in this Demo code so that I can use the same code for NI PCI-5640R
instead of NI PXIe-5641R?
Thanks and Regards,
Rashid
Solved!
Go to Solution.

Hi Eug,
It sounds to me like you need to go back and re-install support for LabVIEW 2009 and 2010 through the NI-RFSA driver. You can do this through Add/Remove Programs. Select National Instruments "Change/Remove" and when the pop up window comes up select NI-RFSA and select "Modify." This will re-load the installer for NI-RFSA and through there you can add/remove support for versions of LabVIEW. Make sure that LV 2009 and 2010(if you're using it) are selected.
As for your application, if I understand you correctly your setup goes something like PXI-5600»PXIe-5641R»PXI-5610 (»PXI-5690?). If you're just trying to acquire a signal on the 5641R and amplify it digitally before replaying it on the AO port, then you could try to use the example code "ni5640R Analog Input and Output" that is found here:
C:\Program Files\National Instruments\LabVIEW 2009\examples\instr\ni5640R\FPGA\PXIe-5641R\ni5640R Analog Input and Output\
as a base to follow, but you'll need to modify the code so that you're not providing the AO data from the host, instead you'll re-route the AI data on the FPGA through some amplification block and then feed that to the AO port. If you're including the 5600 and 5610 in this process, then that modified example will just need to include some code on the host to setup the 5600 for downconverter only mode and the 5610 for upconverter only mode. There are examples of this that you can find in their respective driver examples:
C:\Program Files\National Instruments\LabVIEW 2009\examples\instr\niRFSA\RFSA Downconverter with External Digitizer.vi
C:\Program Files\National Instruments\LabVIEW 2009\examples\instr\niRFSG\RFSG External AWG (5610).vi
The addition of these last two pieces of code will make this modified example look a lot like the code that NAyer linked above without the FFT processing.
I hope this helps.
Chris W

Multiple issues with PCI-5640R FPGA: DAC and Strange Execution at Host

We are working on a communications systems project using the PCI-5640R
IF-RIO transceiver and the FPGA module. At the FPGA, a sequence of bits are
being modulated through multiplication with the sine wave generator. The
next step is to take the modulated sinusoidal signal and send it through the
DAC. Throughout this project, we have been using the Analog Input and Output
example project from Getting Started with the 5640-R IF... as a template
to build this project. There are, however, several issues/questions we
have. Attached are the HOST and FPGA vis that we are working with.
1. The host only runs every other time. At the host (BPSK_TX(HOST).VI, the execution gets
halted for an infinite period of time at one of the FIFOs until 'stop' is
hit. But then at the subsequent execution, the host completes execution
of the program. In other words, the host is only receiving data from the
FPGA every second time it is run. Why is this happening? Are we missing
something at the host or FPGA VI?
2. How exactly do we send our own digitized signal through
the DAC? As seen in one of the FPGA VIs, we have tried modfiying the
output section of the FPGA VI in the Analog Input and Output project in which
the FPGA reads from the FIFO. In our case, we are modulating the signal
in a separate section, writing it to a target-scoped FIFO and then reading from
that FIFO and processing the data as in the example. This modified FPGA
vi is "BPSK_TX(FPGA).VI)
Unfotunately, we are not observing anything at an oscilloscope
connected to the transceiver. Even when we try to pass in a
"custom" signal at the HOST we have no luck observing anything
coherent. As seen in the bare_sine_wave_test (FPGA).vi, we have
attempted a relatively simple way of sending a signal through the DAC, yet
still no luck. I am guessing that this is related to issue #1.
On a related note, when
receiving the signal and running it through the ADC, what steps are
necessary? Can one assume that it is
similar to the FPGA.VI in the analog input and output example?
3. How do for loops and while loops synchronize with timed loops
and frames in the FPGA? In the FPGA we are using a for loop to
modulate the signal because the sine wave generator cannot be contained within
a timed loop on the FPGA. This will be important to us because at the
receiver we will need to know the symbol rate in order to recover the signal.
I would sincerely appreciate any feedback or help that can be provided
on this,
Attachments:
BPSK_TX(FPGA).vi ‏152 KB
BPSK_TX(HOST).vi ‏257 KB
bare_sine_wave_test (HOST).vi ‏135 KB

It may be that the FPGA Refernce has not been binded. The issue was that the VIs need to be bound to the ni5640R FPGA VI Reference.ctl control. This is an option on the popup menu when clicking on the Open FPGA VI Reference VI. In some cases, it may already be selected in the popup menu. In this case, unselect the Bind to Typedef option. For good measure, I usually selected the FPGA VI to use with the host VI, and then I reset the Bind to Typedef option. In most cases this should fix the ni5640R FPGA VI Reference.ctl control mismatches throughout the VI. In some cases, I have to Save All, close the host VI and all subVIs. Then reopen the host VI. This has always working in all cases for me.
Jerry

FPGA Base Clocks PCI-5640R

Hi,
 I am using NI PCI-5640R. Following FPGA Base Clocks are available to me:
(1) Configuration_Clk
(2) RTSI_Ref_Clk
(3) DAC_0_IQ_Clk
(4) DAC_1_IQ_Clk
(5) ADC_0_Port_A_Clk
(6) ADC_1_Port_A_Clk
Can anyone help me with brief descriptions of each clock? When these clocks are to be used?
Kindly send me some URL links where I can find details about the usage of these clocks?
Thanks and Regards,
Rashid
Solved!
Go to Solution.

Hello Rashid,
(1) Configuration_Clk - This is 20MHz onboard clock, which runs independently of the other clocks. The role of the 20MHz configuration_clk is to provide a fixed frequecny configuration clock that is use by STC2 ASCI for PCI-DMA operations. Also this clock is not synchronized to the 200MHz VCXO or to the external clock
(2) RTSI_Ref_Clk - This is a device reference clock derived from 200MHz internal VCXO, by setting the dividing factor ranging from 1,2,4,8 and 16.
The I/Q clocks are the signals that indicate the rate of the baseband data. These clocks indicate the rate of the data before the digital upconversion in DAC and the rate of the data after the digital downconversion for ADC. They are described as below.
(3) DAC_0_IQ_Clk and (4) DAC_1_IQ_Clk -
 DAC__IQ_Clk = 2 × REFCLKDAC_ × Clock multiplierDAC_ / InterpolationDAC_
where
REFCLKDAC_ is the specified device reference clock / N2 or 3 CDC. Specify the divisor using the ni5640R CDC Program VI.
Clock multiplierDAC_(M) is equal to 1 or 4 ≤ M ≤ 20. Configure the clock multiplier using the ni5640R DAC Program VI.
InterpolationDAC_ is the hardware interpolation rate determined by the DAC fixed 4× interpolator times a programmable 2× to 63× CIC interpolating filter. The programmable CIC interpolator can be configured using the ni5640R DAC Profile VI.
(5) ADC_0_Port_A_Clk and (6) ADC_1_Port_A_Clk -
 ADC__Port_A_Clk = ENCADC_ × Clock multiplierADC_ / (Predivide FactorADC_ × DecimationADC_)
where
ENCADC_ is the device reference clock / N0 or 1 CDC. Specify the divisor using the ni5640R Configure Timebase VI.
Clock multiplierADC_(M) is equal to 1 or 4 ≤ M ≤ 20. Configure the clock multiplier using the ni5640R Input Port VI.
Predivide FactorADC_ (N) is equal to 1, 2, 4, or 8. Configure the predivide factor using the ni5640R Input Port VI.
DecimationADC_ is the decimation factor for a particular channel in the ADC. Decimation is performed in various filters throughout the processing channel. Each channel includes one CIC filter (decimates by 1 to 32), two FIR-HB filters (each decimates by 2), one DRC filter (decimates by 1 to 16) and one CRCF filter (decimates by 1 to 16). Configure all these filters using the ni5640R ADC Configure DDC VI.
The figure below shows how all the above clocks are derived
Thanks
NI-khil

Clock of PCI 5640R

Hi!
 I got a little bit confused by the clock of PCI 5640R.
 What does "nominal frequency" which appears when I add a clock in in the Project Explorer mean?
 How does it come into play with the following equation?
 DAC__IQ_Clk = 2 × REFCLKDAC_ × Clock multiplierDAC_ / InterpolationDAC_
 Thanks!
Dayu

Hi Dayu
The "nominal frequency" field in the Project Explorer is basically a value that the Xilinx tools use to determine if the FPGA code will run on the FPGA. In the process of compiling the code, it will determine the maximum speeds that portions of the circuit will run at. Say you specific 75.0 MHz. If Xilinx thinks the circuit can run at 100 MHz, there are no problems, but if Xilinx thinks that the circuit’s maximum speed is ~70 MHz, it will fail.
You should only have to change this if your FPGA code can’t run at the default number and you want to clock the circuit at a much slower rate. Then put in a value higher than the rate you are going to clock it, and lower than what the Xilinx tools say is the maximum rate for your code.
This value does not really factor into the DAC__IQ_Clk equation, which is configured with the Clock and DAC configuration VIs.
Jerry

PCI-5640R for my thesis

Hi everyone!
First, I apologize for my english, but I'll do my best to be understood
So, I'm starting with my thesis that I have to defend at the end of this year, and my mentor(?) gave me this PCI-5640R card to explore. At this point I must say, that I'm totally rookie with this Even more, I don't even know how to explore it. OK, I installed card in my PC, installed LabVIEW, drivers for the PCI card etc. It gets complicated or frustrated when I try to run some demos - it has always some errors.I read "Gettting started" thing, but still no success A lot of "VIs" is missing while loading example.
All I have to do is to run some demos for PCI-5640R card that will demonstrate it's functions and capabilities. And my thesis is basically done...well, still have to dome reasearch on SDR, DPS, LabVIEW etc.
Any help, suggestions will be more then appreciated!
Best regards from Slovenia!
Senad

SenadMur wrote:
Hi everyone!
First, I apologize for my english, but I'll do my best to be understood
So, I'm starting with my thesis that I have to defend at the end of this year, and my mentor(?) gave me this PCI-5640R card to explore. At this point I must say, that I'm totally rookie with this Even more, I don't even know how to explore it. OK, I installed card in my PC, installed LabVIEW, drivers for the PCI card etc. It gets complicated or frustrated when I try to run some demos - it has always some errors.I read "Gettting started" thing, but still no success A lot of "VIs" is missing while loading example.
All I have to do is to run some demos for PCI-5640R card that will demonstrate it's functions and capabilities. And my thesis is basically done...well, still have to dome reasearch on SDR, DPS, LabVIEW etc.
Any help, suggestions will be more then appreciated!
Best regards from Slovenia!
Senad
Senad,
I think I could better asses what is going on if you tell me what software you are running.
Please tell me your:
Operating System Version?
Operating System 32 or 64bit?
LabVIEW version?
LabVIEW 32bit or 64bit?
Are you using LabVIEW FPGA?
NI-RIO Version?
NI-5640R Driver Version?
These National Instruments software versions can be found in Measurement and Automation Explorer with the exception of the NI-5640R Driver. The NI-5640R driver version can be found by going to control panel >> add/remove programs >> National Instruments Software.
Also, if you write down a few of the missing file names it might help me figure out what is missing.

GPU Acceleration for both FCP-X and Premiere? Anyone have NVIDIA GTX285 or NVIDIA QuadroFX 4800? ...and successful at using both editors with GPU Acceleration?

I'm in the market for a Laptop MAC solution to GPU accelerated editing. Because of multi-client workflow needs, I need to edit HD video with both FCP-X and ADOBE CS5.5 Premiere. The only GPU capable Graphics Cards that seem to satisfy both "camps" are from NVIDIA - GTX285 and NVIDIA Quadro FX 4800
Does anyone have these cards AND using both softwares AND having success at it?
I sure would appreciate any experienced advice with using NVIDIA GPU accelration with MacBook Pro especially!
Thanks,
~mars9

How do you plan on using a PCIe card with a laptop? Via a Thunderbolt PCIe adapter? I can't help with that. In fact, I didn't think those adapters were even out yet.
I do have a Mac Pro and I use the NVDIA Quadro 4000 For Mac. This works great for Premiere Pro. As good as the 4800 and for less money. Check out this comparison.
http://barefeats.com/wst10g11.html

Simulation mode for PCI-5640R

Hi,
I am evaluating whether to buy a PCI-5640R (or PXI-5641R) card for a project. I would like to prototype the code first to see if what I want to do would work. Is it possible to use the 5640R driver in simulation mode, without a physical card installed? M-series daq cards support this, is there similar support for 5640R / 5641R/
thanks in advance
greg

Hi Greg,
You can simulate the use of your IF Transceiver code before you make a decision on whether or not to purchase. There are a couple caveats though. First, you must have the NI-5640R driver installed in order to find that device as a simulated device. The other thing is that you'll need to have the LabVIEW FPGA module already purchased and installed. If neither of these are issues, then you are good to go for prototyping. I recently updated the instructions on how to set your IF-RIO FPGA project for simulation that you can find HERE.The updates that I made to include the IF-RIO may not be live yet, but should be up within the next day. Those instructions should get you rolling. Enjoy!
Chris W

How do I set upmy Imac to allow using both my computer speakers and a Bose SoundLink system as outputs at the same time. I can use one or the other, but not both.

how do I set up my Imac to allow using both my computer speakers and a Bose SoundLink system as outputs at the same time. I can use one or the other, but not both. From systems Preferences I must select one or the other. I want both to work all the time.

Hi,
I would recommend you to use 0FI_AP_4 rather using both, particularly for many reasons -
1. DS: 0FI_AP_4 replaces DataSource 0FI_AP_3 and still uses the same extraction structure. For more details refer to the OSS note 410797.
2. You can run the 0FI_AP_4 independent of any other FI datasources like 0FI_AR_4 and 0FI_GL_4 or even 0FI_GL_14. For more details refer to the OSS note: 551044.
3. Map the 0FI_AP_4 to DSO: 0FIAP_O03 (or create a Z one as per your requirement).
4. Load the same to a InfoCube (0FIAP_C03).
Hope this helps.
Thanks.
Nazeer

Can I use both newly cloned MBPR retina and old-MBP with same Time Machine

When my new-MBPR retina cloned from the old-MBP back up in Time Machine via migration assistance, will this newly-cloned MBPR continue thereon backing up with the same old-MBP back up in Time Machine? I.e. continuing same timeline?
And what happen to my old-MBP back up, if I continuing to use my old-MBP with the same Time Machine on? Will TM recognised 2 different MBP and thus creating 2 back ups? I seem to have problem to keep 2 MBP running with same TM. Programs not responding even force quitting them!
And what should I do to use both? Appreciate your help. Thank you.

OK, but in general I can use this one device as both file storage and Time Machine.
I thought that (for some reason) once I set up the Time Capsule to act just as Time Machine storage I would be unable to access it as a plain file storage.
I have just tested it now, and it seems it can work as both - file storage and Time Machine. I can see the Time Machine backup file on it and folders where I can dump regular files.
The only thing I would need to occasionally do is delete some old backups to keep Time Machine segment below 1 TB just so I have plenty of space for regular files.
This thing is awesome. :)

I have 2 accounts with iTunes at same address how do I use both accounts on both my iPad 1 and I pad 2

I have 2 iTunes accounts at the same address and have 2 iPads 1 and 2 and wish to use both accounts to buy apps for both iPads

On the iPad you can switch between the two accounts by logging out of one (Settings > Store and tapping the account id on the right-hand side) and then logging in with the other account so that you can then buy with that account. Only one account can be logged in at any one time, so if you are buying apps with two accounts when an app gets an update in the store you will only be able to download that update via the account that originally bought/downloaded it. With the currently logged in account you can also download past app purchases from that account via the Purchased tab at the bottom of the App Store app.
Similarly on your computer's iTunes you have can both accounts authorised (Store > Authorise This Computer), but only only can be logged in at a time for purchasing new content (Store > Sign Out then Store > Sign In)

I am using both PSE 13 and Lightroom 5. When I use Lightroom as an external editor and save the photo, it shows up in PSE13 as an edited file but does not look any different. Why doesn't it appear edited?

I am using both PSE 13 and Lightroom 5. When I use Lightroom as an external editor and save the photo, it shows up in PSE13 as an edited file but does not look any different. Why doesn't it appear edited?

People who have Photoshop, but don't have Lightroom, need ACR so that they can use Raw files. Without ACR they could do nothing with those (they may also like having ACR so that they can work on other kinds of image using the same kinds of adjustments and techniques, as are used with Raw files).
People who have Lightroom, can get access to Raw files regardless whether ACR is present or not. They can use Lightroom on other kinds of image also, using the same methods. LR can pass images directly into Photoshop without passing via ACR (or else does so transparently, which amounts to substantially the same thing).
ACR does not, strictly speaking, even need to be installed for this external editing to happen. In fact, not even PS needs to be - since a different image editor can be used instead, while still retaining the Adobe Raw conversion etc.
Lightroom "subcontracts out" specialised external tasks, in this workflow, but is still your "main contractor": the image is otherwise located, viewed, managed, adjusted/presented and output entirely using LR.
So IMO we can divide image processing into:
operations that involve pixels and layers and layer masks and adjustment layers etc (of the kind done inside Photoshop)
operations that involve parametric edits (of the kind done in ACR where you are not using a Lightroom based workflow; otherwise, done inside Lightroom)
When PS is called in, that's because those tasks are impossible or unsuitable to do in Lightroom. But those tasks can't be done in ACR either - by definition, since LR and ACR have exactly the same image processing "feature set".
Lightroom is irrelevant to the Bridge + ACR + PS workflow. This workflow requires both your PS and your ACR to be current enough, to support your Raw format etc.
ACR and Bridge are irrelevant to the LR + (image editor) workflow. It is in this case, only LR which needs to be current enough to support your Raw format etc.
RP

Using both MDP adapter with DVI to HDMI adapter supplied by Apple

I may be missing something here but I want to be able to use both the above adapters in order to run two DVI screens on my late 2012 Mini. Because of the shape of the HDMI-DVI adapter supplier by Apple being too wide, the MDP adapter will not physically fit into the port situated next the HDMI port. This seems crazy! Does anyone have any ideas please?
Thanks in advance.

My MDP is an Apple product and the same as the link you posted.
My HDMI to DVI adapter supplied with the Mini is this one here, I believe.
http://uk.startech.com/Cables/Audio-Video/Video-Adapter/HDMI-to-DVI-D-Video-Cabl e-Adapter-M-F~HDMIDVIMF
The shape of the HDMI to DVI adapter will not allow the MDP to be inserted into the back of the Mini.

PCI 5640R using Both ADCs

Similar Messages

Maybe you are looking for