Resetear FPGA desde PC

Buenas,
Estoy trabajando con un programa subvi desde mi ordenador a modo de control, y en mi modulo cRio tengo trabajando un programa en RealTime (con "Run as Start up")   y el propio programa de la FPGA, configurado como "Run when loaded to FPGA". Todo el programa me funciona sin problemas de manera automática.
Lo que intentaba hacer es resetear el programa entero desde mi subvi (PC). Para ello creo que bastaría con resetear la FPGA.
He intentado hacerlo mediante la función de reset,directamente en mi RealTime activandola desde mi PC.
http://zone.ni.com/reference/en-XX/help/371599H-01/lvfpgahost/fpga_method_reset/
y creándome también en el programa de mi FPGA , la activación de la función Reset, y de nuevo desde mi RealTime activo esta opción. (adjunto explicación).
Pero no consigo hacer que mi cRio se reinicie.
Me podeis por favor ayudar con esto o indicarme alguna otra forma de reiniciar el programa entero en mi cRio, controlandolo de mi PC?
Un saludo y gracias
¡Resuelto!
Ir a solución.
Adjuntos:
Resetear.png ‏16 KB

Hola de nuevo,
Perdonar, pero he estado comprobando el programa, y la primera vez que realizo el reset todo funciona correctamente.
Pero si realizo un nuevo reset, tras el anterior, parece que la FPGA no se resetea..únicamente el controlador.
Me podeis por favor dar una idea de a qué puede ser esto debido?
Un saludo y muchísimas gracias!!

Similar Messages

  • Fpga:timin​g violation

    Hola,
    Dispongo de un cRIO 9074, con una FPGA spartan-3 2M. He diseñado una VI para generar una chirp desde la FPGA. La primera compilación no me generó error alguno, sin embargo, después he añadido la función de interrupción (adjunto VI), y por lo tanto un "sequence", y me ha dado error temporal (adjunto imagen con el error). Es extraño, porque la ocupación de la FPGA es baja (adjunto imagen con el resumen). No comprendo las ventanas donde se informa de los errores.
    1.- Qué significa Non-diagram component? A qué ahace referencia?
    2.- En base a qué se calculan los valores que aparecen en Cloks Maximun (Mhz)?
    Se que para mejorar los tiempos hay que hacer pipeline, pero me gustaría comprender el origen de estos errores. He buscado información pero no doy con ella,
    Gracias,
    Attachments:
    error con irq.jpg ‏149 KB
    ocupacion.jpg ‏53 KB
    chirp_FPGA.vi ‏48 KB

    Hola aino!
    Antes de nada, para conseguir que tu VI compile, te paso un link:
    http://digital.ni.com/public.nsf/allkb/EE940C191DD​CE9CE86256E5500783A4D?OpenDocument
    Después, lo primero que resalta de tu VI son los puntos de coerción (puntos rojos pequeños a la entrada). Para evitarlos, podrías poner todos los controles con la misma representación.
    Para entender mejor lo que preguntas, hay un artículo en la ayuda de LV que te puede ayudar mejor que yo. El artículo se llama Timing Violation Analysis Window (de hecho hay un link a otro artículo que se llama Fixing Timing Violations que te puede ser de ayuda).
    Ese parámetro del Clock Maximum se calcula con el la frecuencia de reloj mínima que necesita un determinado componente y la frecuencia máxima que tu placa le puede dar.
    Espero haberte sido de aydua, un saludo!!
    Applications Engineer - Certified LabVIEW Developer & Certified TestStand Developer

  • Fpga cRIO NI 9263

    Hello guys, I´m new with the cRIO and FPGA, and I really need your help, I´m just wanna do something with cRIO, like setting onde bit in my module NI 9263, just it.
    Just set a bit, independent of the out 0,1,2 no matter what port is. I just wanna set a bit for a little test, and then I wanna read this bit with my  NI 9205. thank you for everything. and sorry about my english.
    please help me. Leonardo
    Note: my cRIO model is NI cRIO-9004

    obrigado mauro por vc estar dando atenção para este tópico, bom eu estou fazendo um trabalho, com compactRIO modelo 9004 chassis CRIO 9104, e eu tenho os seguintes modulos incluidos nele. NI 9426 NI 9205 NI 9263 NI 9477 NI 9425 NI 9476 NI 9871 respectivamente acoplados ao meu modulo do CRIO, sendo assim eu estou tentando realizar apenas um teste para setar uma saida digital, como por exemplo da NI 9426 ou NI 9476 que são as que tenho aqui. somente isto simplesmente mandar um bit para a saida, e depois poder receber este bit no meu modulo NI 9425 ou NI 9426 e acumular este bit recebido por esta porta em um indicador.
    o problema aqui na FATEC de Catanduva é que nenhum professor sabe fazer isto, e estou a semana inteira vendo os tutoriais e tentando fazer este teste,mas nenhum deles faz uma aplicação simples que é a que eu estou precisando.
    se você puder me passar seu e-mail eu te mando os prints que tirei de como estao configurados aqui. agradeço desde já a sua ajuda.

  • Por que desde que descargue el sorprendente hombre araña se le baja el volumen a mi iPhone 5?

    Descargué el sorprendente hombre araña y desde que lo hice mi iPhone 5 reproduce sonidos a medias o se le baja el volumen de los sonidos después de cada reproducción de la misma, lo que se arregla luego de resetear el iPhone .... Por que será ?

    Bueno, honestamente nunca había escuchado de un problema así pero te recomiendo que llames al número de AppleCare de tu país y veas si te pueden dar asistencia telefónica, normalmente así debería ser por tratarse de un equipo nuevo.  Si con la ayuda que te den por ese medio no se corrige seguramente te dirán que lo lleves a un centro de servicio o con tu compañía telefónica.
    Me extraña que te hayan dicho ellos que no podían hacer nada porque a mi en la mía cuando tuve un problema me cambiaron el teléfono (que estaba en garantía) pero algunas son menos 'amigables' con los usuarios.

  • Resetear conexion TCP IP

    Buenas,
    Necesito ayuda sobre como poder resetear una conexión TCP-IP.
    El problema lo tengo, cada vez que se me desactiva el cRIO desde la fuente de alimentación, al reiniciar el sistema se queda colgado al intentar volver a conectar. (ya que mi servidor no detecta que el dispositivo se ha desconectado)
    He estado mirando y en la paleta de TCP_Ip sólo viene la opcion de cerrar la conexión, pero al reiniciar el sistema no puedo hacerlo así, ya que no tengo el ID.
    Me podeis por favor ayudar o indicar como se puede solucionar esto?
    Un saludo y muchas gracias.

    Here's one suggestion:
    1. Create a Client class.
    2. Create a Server class.
    3. Create a SpawnedServer class.
    4. Create an Application or whatever that uses the Client class.
    1. The Client class has as a data member a Socket that connects to the server and gets the info.
    2. The Server class has a ServerSocket and also has a while true loop that does the following:
    Socket sock = servSock.accept()
    new SpawnedServer(sock).start()
    3. The SpawnedServer class has a Socket data member that gets initialized in its constructor that is
    called when it is created above. The SpawnedServer class extends Thread and does most of its work
    in the run method.
    4. Start the server.
    5. Run application programs as desired.
    Think of all of the things that you would want a Client to do:
    For example, open a connection, receive a message, close a connection, output the reply...
    Think of all of the things that you would want a SpawnedServer to do:
    receive a message, process a message, respond to a message...
    Implement a small portion. Test it. When it works, implement another and test it. Do this until completed.
    I hope this advice helps some. I am relatively new to the programming game, but have found that it is very helpful
    to implement piece by piece when a program is somewhat complex.
    Good luck.

  • Report generation for FPGA VI

    Hello..
                  I want to include the number of resources used by FPGA (LUTs, slices, blockrams etc) in my report generation. 
    After compilation is completed, a window showing these resources will occur. But, how can I add this compilation report in my report generation...
    Please let me know..
    Thanks
    Prashanth
    Solved!
    Go to Solution.

    Hi
    I made a small code which helps you achieve this functionality.
    Hope it helps!
    In this code: I read from "toplevel_gen_xst.log" file generated for the project; search for the string "Device utilization summary" and extract the part of interest Now you add this extract to your report compiled using report generation toolkit.
    regards,
    Ravi.
    Attachments:
    image.jpg ‏60 KB
    FPGA Utilization.vi ‏10 KB

  • No puedo conectar iCloud desde Windows vista, me marca error de servidor. Que hago para poder acceder iCloud desde vista?

    No puedo conectar iCloud desde Windows vista, me marca error de servidor. Que hago para poder acceder iCloud desde vista?

    The neighbor discovery on mac and PCs is based on broadcast.
    I think it's the same for yoru SQL application.
    Broadcast are blocked by default on the controller. You can enable "broadcast forwarding" in the controller menu

  • Help with SERIAL FPGA

    I have a PWM project runing in FPGA target. And my execution file is working very well but just with Ethernet. I would like to do a project that a person who will execute this file can choose witch communication to use. Other words I just want to know how to implement serial communication on my project.
    Of portuguese: Eu tenho um projeto em FPGA de um pwm simples. Criei o meu arquivo executavel e esta tudo funcionando bem porem em comunicacao Ethernet. Gostaria agora de criar o mesmo projeto, porem em comunicao serial.
    Please someone give me a help!

    Good morning,
    Here are some links with examples to assist in its implementation. Any questions please contact us.
    RS-232 Interface Reference Example for LabVIEW FPGA
    https://decibel.ni.com/content/docs/DOC-7946
    RS-232/RS-422/RS-485 on a FPGA Target
    http://zone.ni.com/devzone/cda/tut/p/id/9595
    Can You Implement RS-232, RS-422, or RS-485 with NI FPGA Hardware?
    http://digital.ni.com/public.nsf/allkb/7ADB475DF68​DAB518625713A0052799A?OpenDocument
    Sincerely,
    Mauro Vera
    Applications Engineer
    National Instruments

  • NI9203 - Need to know how to set up the FPGA code for multiple NI9203 modules and how to calibrate the data

    Hi. I'm using the NI9203 module to detect pressure, temerature and flow rate of water in a cooling system. I have 17 different inputs coming in therefore i'm using 3 NI9203 modules. I've used the example provided with labview as a base for designing my code. The example can be found here : Program Files\National Instruments\LabVIEW 8.0\examples\CompactRIO\Module Specific\NI 9203.
    I've had no problems when testing this code out for a single NI9203 module but when i add code for 3 modules the code will not compile as my resources are over mapped. Is there a simpler way to program the FPGA code.
    That said how do you go about calibrating the data that's received from the module. Preferably i'd like to write a vi to do the calibrating. Just need help on how to go about writing this vi

    Hi havok,
    Firstly, I would use constants to configure the modules, it'll save some resources on the FPGA.  I'm not typically changing the settings on the fly, so using constants whenever possible helps.  I would also take a look at the following KnowledgeBase article on other changes you can make to the FPGA VI to compile the code:
    http://digital.ni.com/public.nsf/allkb/311C18E2D635FA338625714700664816?OpenDocument
    The best changes you can make are to use fewer arrays and front panel elements.  This can be done by using a DMA FIFO or constants on the block diagram. 
    Now actually calibrating the data will require you to do it on the host side.  There is an example VI called Binary to Nominal that changes the raw data to something more useful for datalogging, display, etc.  It can be found in some of the example VIs, or in the following link:
    http://digital.ni.com/public.nsf/allkb/E86D8D460C4C092F8625752F00050A61?OpenDocument 

  • How to pass the sequence number of current loop in a for loop in FPGA vi to the host

    PCI-7830R
    LV 8.2
    What I was trying to do is to use multiple DIO to generate pulse at different sequence. Mode one is to automatically sweep from DIO1 to DIO20; mode 2 is several DIOs generate pulse simoutaneously.  So I use a case structure to make the selection, in the mean time, I set up two for loop in each case so that I can use multiple pulse generations. For example, in scanning mode, if I set 2 exposures, it sweeps from 1 to 20 then do it again.  
    Then I need to get the loop sequence number, i of each scenario. So I put an indicator within the first loop, and create a local variable of it and put in the second one.  Running the FPGA vi alone, I can see the indicator change in each case from 0 to N-1, N being the for loop time.But in the host vi, I tried to add this indicator as an element in the read/write invoke method, in the debugging mode, I could only see it directly jump to N-1 without all the changes I saw in FPGA vi. 
    Is it possible to get this number passed correctly from FPGA vi to the host vi? Thanks

    Thanks for the reply Jared.
    Excuse me if it looks incorrect, but I'm new to FPGA programming, so I would have to look into the FIFO you referred to.  I used local variables because for one thing I have several different cases containing for loop in each of them, and I only want one indicator for the "i".  If I put the indicator out of any for loop, it's only gonna show the last number which is N-1.  For the other thing, it seems like property nodes are not allowed in FPGA vi.  And by doing this, I can see the i number changing from 0 to N-1 in each case, well, in FPGA vi's front panel.  But while I ran the host vi with everything, the indicator in host vi's front panel only showed the last number N-1. It may be the reason you said, it happened too fast before the indicator in host vi can catch it.
    What I want to realize is to group the data I collect in host vi, for example, when I choose multiple exposure in each mode, and the FPGA runs 1 through 20 then do it again, I want the data stored in two groups using the loop sequence number as the seperator in file name.  So it goes like 1-1, 2-1.......20-1; then 1-2, 2-2,.....20-2.

  • MyRIO FPGA FFT Express VI timing analysis for multiple input mode - trying to perform fft's on a 3-axis accelerometer

    Hi Everyone!
    Project Background:
    I've been working with the myRIO FPGA in an attempt to generate an application capable of sampling a tri-axis accelerometer and performing an fft on each axis. I've successfully developed an application for a single axis, but attempting to duplicate the code to sample the second and third axes in parallel results in an estimated 150% resource utilization for the tiny FPGA's LUT's. Additionally, I'm looking to avoid sequentially processing each accelerometer input using triggers and a single fft block because that reduces my fft update frequency significantly (e.g. I can't calculate another fft for input 1 until I calculate an fft for inputs 2 and 3).
    After reading up on the fft vi, I'm thinking that I can use the M-interval input indexes / Continuous output indexes Input/Output Index Pattern mode. My thought is that I can edit the vi to remove any math that "recombines" these three vectors into a single fft, resulting in 3 separate fft's. I'm also hoping that this process requires less time than using the sequential method described above. 
    The Questions:
    1. Has anyone done an fft on three inputs using the myRIO at sampling rates > 20kHz and fft sizes of 1024 or larger? If so, I may just be lacking some proper resource management.
    2. Does anyone know where to find timing information on the M-interval input indexes / Continuous output indexes Input/Output Index Pattern mode? The manual only provides timing diagrams for singel channel / single input modes. I don't want to waste my time modifying the vi if it will still take 3x as long (assuming modifying the vi is even a possibility).
    Further Information:
    I already have an application written that samples the accelerometers at >20kHz and then performs the fft on the main processor, but now I'm looking to see if it is possible to perform all signal processing on the FPGA side. The processor performs decently enough, but the timing is not as consistent as I would like it to be. Lastly, I am aware that the myRIO itself has a built in accelerometer, but I need to mount the accelerometer in an environment where the myRIO would probably be damaged and definitely cannot fit.
    Any thoughts are much appreciated! The excessive FPGA compile times for this thing make the old guess and check method less appealing.
    -Chris 

    Hi Chris,
    Thanks for posting and the detailed background on the project! To answer some of your questions:
    1. The FFT Express VI does use a significant amount of space. The FPGA on the myRIO is somewhat limited space-wise. Your best option may to implement the FFT for 1 channel on the FPGA and the other two on the RT side.
    2. I converted the FFT Express VI to a subVI and I am not sure if you can trim too much code from it. The subVI is also very complex so re-working it would be a significant amount of work. I could not find much documentation on M-interval input indexes / Continuous output indexes Input/Output Index Pattern mode timing. 
    I hope that this helps!
    Thanks,
    Frank
    Application Engineer
    National Instruments

  • How to download an FPGA vi along with a real time application

    Hello
    I am targeting cRIO 9012, cRIO 9102. I downloaded the FPGA vi on flash memory and then built a real time application and set it as startup.  But there was no signals on the modules IOs which are handled by FPGA vi.
    Also the shared variables of that application when running as standalone aren't accessible. Please provide me the steps that should be followed to access the shared variables of a standalone real time system. Please help me resolve these problems.
    Best Regards
    Mani

    Hi Mani,
    What modules do you have?  What kinds of signals are you measuring?
    Have you deployed your shared variable library on your host PC?
    Regards,
    Jeremy_B
    Applications Engineer
    National Instruments

  • Using Host and FPGA.vi in Teststand

    Does anyone know how to use the Host and FPGA vi's in Teststand??  A National App Engr told me I have to call the Project that the vi is in to get all the functionality of the FPGA.  How do you call a Project in Teststand??
    Thanks

    Ensure you are using the TestStand version 2010 or above. Create a new instance of a sequence and add a LabVIEW action step to it. Go to Module panel and browse for a LabVIEW project as displayed below.

  • 160 counters in FPGA. Use arrays or 160 loops?

    I need to program a 7811R FPGA module to give me 160, 16 bit counters. Originally I made 4 loops (one for each connector) and put the counts from each loop in a 40 element array - mostly to make it easier to program. I'm wondering if that's a bad idea. Would it be better to use an individual loop for each counter? Or maybe use one array per 8 bit port (20, eight element arrays)? I don't have my board yet so I haven't been able to test it.
    George

    Hello George!
    I am terribly sorry I misread your previous question.  You want to check for pulses on 160 lines and then keep track of the number of pulses in a 160 element array.  I believe this is the only efficent way todo this but I am concerned whether their will be enough real estate on the FPGA to handle this 160 element array.  Additionally, its going to take some time to read and process 160 lines at the same time.  Therefore you may want to break this up into 20 loops of 8 lines so that you are not waiting for one loop todo all the processing.  This would also give you 8 arrays of 20 elements.  Sorry it took me so long to get on the same page with this issue.  I hope this helps and please continue to write if you have more questions.
    Allan S.
    National Instruments

  • Communication problem between FPGA VI and Host-PC VI

    Dear,
    I am trying to set up communication between an FPGA an the host-PC using FPGA FIFO's.
    The communication still has some problems and I don't know what would cause them.
    Labview gives me the following reason "The transfer did not complete within the timeout period or within the specified number of retries."
    What is wrong with my labview program? How can i solve this?
    The Project can be found in attachment.
    Best regards,
    Jasper Beurms
    Solved!
    Go to Solution.
    Attachments:
    CEC20_02.zip ‏150 KB

    Hello Jasper,
    Are you fully familiar with how DMA FIFOs work on a cRIO?
    Some general questions:
    - Is there a specific reason that you need to use DMA FIFOs?
      You seem to only require a 10 msec acquisition rate?
    - Wouldn't it be easier to just use the Scan Engine in the case you don't need to go below 10 msec?
    The Scan Engine should allow you to do acquisitions at this rate without even having to implement FPGA code yourself.
    Another benefit is that the Shared Variables created/published by the Scan Engine are also by default visible over the network/
    If want to use DMA FIFOs, then I would suggest you take a look at the Compact RIO Developer's Guide: http://www.ni.com/compactriodevguide/
    I would advise that you read out the DMA FIFOs on a VI that is running on the RT Controller (RT VI) and then send those values from the RT VI over the network to your Windows VI.
    You could use for example Shared variables to sent values from the RT VI to the Windows Host VI.
    Another solution might be to use network streams or more custom TCP/IP communication.
    If these concepts are new to you, then please have look at the Compact RIO Developer's Guide: http://www.ni.com/compactriodevguide/
    This Guide should explain you all the basics you need to know.
    If something is unclear or requires further explanation, then please let me know.
    Kind Regards,
    Thierry C - Applications Engineering Specialist Northern European Region - National Instruments
    CLD, CTA
    If someone helped you, let them know. Mark as solved and/or give a kudo.

Maybe you are looking for

  • Acrobat Pro 9 Extend features to reader

    My question is simple. When I create a pdf in Microsoft Word 2007 using the acrobat add in, how do I "extend the features to reader" on the pdf I'm creating to allow other to comment and/or markup? Or do I have to create the pdf from the word documen

  • EARLY DAYS OF A YOUNG HEART

    SAY NO TO FEMALE GENITAL MULTILATION. a copy bought goes a long way to save a young African woman from Tears  

  • Satellite L755 - USB Flash Memory is not recognized properly

    Hi Sirs I have (ScanDsik 32GB flash memory) it was working before correctly, but in the last week it was delay to work when I connect it to the laptop Toshiba Satellite L755 and now when I connect it I cannot open it I see it in device manager but ca

  • Upgrading from Adobe Photoshop CS

    My cousin took her Photoshop CS from her computer and copied the file to mine. It is missing some functions. I recently upgraded my system to 10.5.3 and was wondering what the next Adobe Photoshop program I could get to upgrade and have all working f

  • Nokia 500 contact list

    My contact list is all (unnamed). I tried to delete the contacts in my sim card but it is still the same. It works fine when it comes to SMS. HELP ME !!!!!! I am so fustrated !  Solved! Go to Solution.