Need to compile FPGA code after SVN checkout , why ?

Hi,
Our project uses a FPGA. Lets say, we compile the FPGA code on computer A. The code is working fine, so we upload the code to a SVN server where the whole project folder (including the FPGA Bitfiles folder) is stored in the repository. Now lets say we delete the project folder from computer A. Then, we checkout the project folder from SVN onto computer A. Now if we open the project, VIs that use FPGA code have broken links. The error says that FPGA code is not compiled. I dont seem to understand what is going on and why a perfectly working code stopped working. The same problem also occurs if we checkout the project folder onto say computer B.
What I have noticed is that after we checkout from SVN, the dates and times on all the files is changed to the current date and time. Is there something that depends on date and time of the files when it comes to FPGA compilations ? It is very frustrating, because the compilation takes more than 4 hours.
Any help will be greatly appreciated.
Thanks,
Best,
Saumil

Hi,
The compiled code is stored in a seperate file in a FPGA Bitfiles folder. The folder is part of the 'Acquisition' folder and is thus a part of the SVN repository. I think the reference to the compiled code by VIs that use that code must be using an identifying mechanism that is tied to the physical location of this file and not just the name. And I have no idea how to fix this, it just seems wasteful to recompile the FPGA code everytime the project folder is installed on a different computer or even if the folder is reloaded onto the same computer.
Saumil

Similar Messages

  • I need to compile a code in dev c++ how can I do it on my mac?

    I need to compile a code in dev c++ how can I do it on my mac?

    XCode http://developer.apple.com/technologies/mac/
    Stefan

  • Need to compile C code for Solaris 5.4 target

    Hi,
    I'm current on a project where the target platform is Solaris 5.4. I believe the SunOS version is 2.4. Unfortunately, there is no way I can get the customer to upgrade their server or OS.
    In my search so far I've been unsuccessful in finding a compiler for that platform. The oldest gcc I can find is for SunOS 2.5.
    What other options do I have?
    Will code compiled with the C compiler in the Sun Studio 12 be able to run on SunOS 2.4? If so, is there a command line option I need to set while compiling the code?

    No available Sun compiler can be used on, or to generate code for, SunOS 5.4 (Solaris 2.4). Even Sun Workshop 5.0, released in 1998, did not support Solaris 2.4.
    If you develop code to be run on Solaris 2.4, you need to compile on Solaris 2.4 (or earlier). Binaries created on a later version of Solaris will not in general run on an earlier version of Solaris. I think that Sun WorkShop 3.0 was the last version that supported Solaris 2.4, but it might have been WorkShop 2.0. Those antiques are not available from Sun.
    If I were in this situation, I would tell the customer that the OS and all support software are many years past End Of Service Life. No support is available, the software is no longer available, and I can't help them unless they are willing to upgrade to supported software. (I might also ask the customer if they still use Windows 3.1 on their PCs. The situation is comparable.)
    If you don't have that option, your next best hope is that the customer has a C compiler on their system. If so, find a way to use it. If it's a Sun compiler, you will have a problem acquiring a license to run it. You will probably have to run it on their system.
    If the customer doesn't have a compiler, I guess you have to keep trolling in newsgroups and forums, looking for a compiler that supports Solaris 2.4. Good luck.

  • Do we need to compile the code migrating from JDK 1.4.2.11. to 1.4.2.15

    Hi
    Currently our application is running in JDK 1.4.2.11 and because of the SSL vulnerability issues we are planning to upgrade the JDK to 1.4.2.15 version.
    Just wanted to know do we need to complie the code for this change.

    In general, no. However, if your code depends on code that was changed as part of a bugfix, you may have to make source changes, and then recompile.
    Test and see. And review the release documents for the versions involved.

  • Error during compiling cobol code after upgrading tuxedo 6.5 with 11

    cc: 1501-238 configuration file /etc/vac.cfg does not exist
    cob64: error(s) in C compilation: BS-c5050.c
    CMDTUX_CAT:1832: ERROR: can't execute cobcc -I$TUXDIR/include -DTMMAINEXIT -o BS-c5050.c -L${TUXDIR}/lib -brtl -qstaticinline -lcobatmis -ltux -lbuft -lfml -lfml32 -lengine -lpthread
    We are getting the above mentioned error while trying to run the tuxbuild. The make file is not getting completely executed and the above error is encountered.
    Please help us with this..
    Thanks,
    Shama
    Edited by: user13277723 on Oct 25, 2010 3:21 AM

    Hi Todd/Ed,
    We have one more doubt on which we need your help..
    We are using AIX 6.1,Oracle 11g and all are 64 bit. MFCOBOL which we are using is 32 bit.While compling the code we are switching to 64 bit by using the command cobmode -s 64 and trying to run tuxbuild all+ command and we are encountering the errors which i have metioned in my earlier posts.
    As vac.cfg file was missing we copied older versions as vac.cfg and tried to complie the codes again.we encountered the following error.
    "BS-710b2.c", line 128.10: 1506-296 (S) #include file "mainexit.h" not found.
    cob64: error(s) in C compilation: BS-710b2.c
    so we added a script mainexit.h with cobinit() function declaration in the current directory.
    As we tried with tuxbuild all command we are facing this error.
    ld: 0711-224 WARNING: Duplicate symbol: .tpsvrdone
    ld: 0711-224 WARNING: Duplicate symbol: .tpsvrinit
    ld: 0711-224 WARNING: Duplicate symbol: TPSVRINIT
    ld: 0711-224 WARNING: Duplicate symbol: .TPSVRINIT
    ld: 0711-224 WARNING: Duplicate symbol: tpsvrinit
    ld: 0711-224 WARNING: Duplicate symbol: tpsvrdone
    ld: 0711-224 WARNING: Duplicate symbol: .memcpy
    ld: 0711-224 WARNING: Duplicate symbol: memcpy
    ld: 0711-224 WARNING: Duplicate symbol: .userlog
    ld: 0711-224 WARNING: Duplicate symbol: userlog
    ld: 0711-345 Use the -bloadmap or -bnoquiet option to obtain more information.
    ld: 0711-317 ERROR: Undefined symbol: .SQLADR
    ld: 0711-317 ERROR: Undefined symbol: .SQLADRVC
    ld: 0711-317 ERROR: Undefined symbol: .SQLBEX
    CMDTUX_CAT:1832: ERROR: can't execute cobcc -I$TUXDIR/include -DTMMAINEXIT -o /BS-eb000.c -L${TUXDIR}/lib TPSVRINIT.o -brtl -qstaticinline -lcobatmis -ltux -lbuft -lfml -lfml32 -lengine -lpthread
    we have included this file as well /usr/local/opt/oracle/product/ostl133/precomp/lib/cobsqlintf.o still we are not able to solve this issue..
    Please help us with this.. :-(
    Thanks,
    Shama

  • I need a new activation code after having my motherboard replaced

    It is telling me that I've exceeded the number of computers that my registration is active on.
    I'm also pissed because I've spent the last fifteen minutes hunting around for Adobe's phone number with no avail, only to start a blog post!  I hope this work. 

    Activation for what?  Adobe Reader does not require any activation.

  • Save as window pop up serveral times while printing ONE file, and need to combine 2 files after print. Why??

    I am using Acrobat 8 Professional.  I was trying to print 3 worksheets from Excel file to PDF file, after I selected the Adobe PDF printer driver, the save as window pop up, I click save after I place the file name, after the pdf generated 2 pages, the save as window pop up again, I need to save the file in different name. After the print job is done, I need to combine two file manually without any error.  Please find the attached file to try.

    I have experienced this same problem with multipage excel files.  Try this: instead of using 'print' then 'acrobat', create the pdf by choosing 'Adobe', then 'Create pdf' from excels ribbon (at the top).  I use Excel 2007 so the same solution may not work for you.  Best of luck.

  • Fpga code generation error after updating from 8.5.0 to 8.5.1

    Hi All,
    I have a FPGA-VI which was compiled in LV 8.5.0 without errors. After I updated to 8.5.1 the Code Generation stops, telling me the clock domain is not supported for write FPGA I/O node (see attachment).  Also I attached a picture of a simplified FPGA-VI which brings up the same error.
    I use a PXI-7833R connected to a cRIO-9151 R Series Expansion Chassis with a NI-9421 modul (8-ch DI, 24V) installed in it.
    My original FPGA-Code has a theoretical maximum of 22MHz, so I can't change the clock domain to 40MHz.
    Do you have any suggestion how to get the VI compiled?
    Uli
    Solved!
    Go to Solution.
    Attachments:
    ErrorMessage1.jpg ‏30 KB
    FPGA-VI1.jpg ‏17 KB

    Hi Ruhmann, hi Basset Hound,
    thank you for your reply and giving me a better insight in things.
    I started my VI with 40MHz clock domain. The Vi got bigger, some more logic here and some more code there. Finaly the compiler couldn't satisfy the timing any more. Instead of optimising the code, I reduced the clock domain.
    Until your post I didn't realise I use CompactRIO I/O. Is There a difference to (let me call it) "direct R-Series I/O"?
    I need the Expansion Chassis (Connector 1), the 9421 (8-ch DI) and 94?? (8-ch DO) to connect 24V logic to the FPGA. Additionally I have two SCB-68 (Connector 2+3) for 5V logic (DI, DO, A/B linear position measurement, pulse generation) and some analog input. All code in 1 VI, but distributed in 3 loops.
    To change the clock domain back to 40MHz, I have to optimise my code . Well, the code is sloppy , so optimising is OK .
    To tell the hole story:
    After updating to 8.5.1, my first contact to NI was by phone. The engineer asked for the Code, the project and the hardware.
    It took a while for me to put the information in an email. Meanwhile engineer the found a paper with the solution I
    mentioned in my second post and send it to me, before looking at my code. The paper said someting about "tightend timing constraints",
    "safe communication" and "multiple DMA target to host transfer". Not exactly what I was doing, but I reinstalled
     RIO 2.3.1 and ... compile successful.
    @ Basset:
    The simple VI (picture) in my first post reproducese the issue exactly.
    I'm not at work any more, so I can't provide the full code or the SRQ# until tuesday (holiday on monday ).
    FYI I'm located in Germany, so I called the german NI support.
    Uli

  • NI9203 - Need to know how to set up the FPGA code for multiple NI9203 modules and how to calibrate the data

    Hi. I'm using the NI9203 module to detect pressure, temerature and flow rate of water in a cooling system. I have 17 different inputs coming in therefore i'm using 3 NI9203 modules. I've used the example provided with labview as a base for designing my code. The example can be found here : Program Files\National Instruments\LabVIEW 8.0\examples\CompactRIO\Module Specific\NI 9203.
    I've had no problems when testing this code out for a single NI9203 module but when i add code for 3 modules the code will not compile as my resources are over mapped. Is there a simpler way to program the FPGA code.
    That said how do you go about calibrating the data that's received from the module. Preferably i'd like to write a vi to do the calibrating. Just need help on how to go about writing this vi

    Hi havok,
    Firstly, I would use constants to configure the modules, it'll save some resources on the FPGA.  I'm not typically changing the settings on the fly, so using constants whenever possible helps.  I would also take a look at the following KnowledgeBase article on other changes you can make to the FPGA VI to compile the code:
    http://digital.ni.com/public.nsf/allkb/311C18E2D635FA338625714700664816?OpenDocument
    The best changes you can make are to use fewer arrays and front panel elements.  This can be done by using a DMA FIFO or constants on the block diagram. 
    Now actually calibrating the data will require you to do it on the host side.  There is an example VI called Binary to Nominal that changes the raw data to something more useful for datalogging, display, etc.  It can be found in some of the example VIs, or in the following link:
    http://digital.ni.com/public.nsf/allkb/E86D8D460C4C092F8625752F00050A61?OpenDocument 

  • FPGA code successfully compiled in 2010 is giving compilation error in 2014.

    I have developed RS485 FPGA code and successfully compiled with LabVIEW FPGA 2010.
    Later changed the software to 2014 and installed Xilinx 14.7.
    Now if I compile the same code with LabVIEW 2014 compile worker, i am getting error 'Process "Synthesis" failed'.
    I am using a case structure with Error cluster as selector, So the case structure has 'No error' and 'Error' cases.
    If I change the selector to 'True/False' then the compilation works.
    Below is the error that i am getting when using Case structure with Error cluster as selector
     LabVIEW FPGA: The compilation failed due to a Xilinx error. Details: ERROR:HDLParsers:1401 - "C:/NIFPGA/jobs/JyWfWcc_Gv3a9ah/NiFpgaAG_00000041_CaseStructureFrame_0001.vhd" Line 41. Object tunnel_s_error_out_2007 of mode OUT cannot be read. ERROR:HDLParsers:1401 - "C:/NIFPGA/jobs/JyWfWcc_Gv3a9ah/NiFpgaAG_00000041_CaseStructureFrame_0001.vhd" Line 42. Object tunnel_s_error_out_2007 of mode OUT cannot be read. --> Total memory usage is 190240 kilobytes Number of errors : 2 ( 0 filtered) Number of warnings: 1 ( 0 filtered) Number of infos : 0 ( 0 filtered)

    Attached FPGA_error_2014.jpg which depicts the working and 'not working' code in 2014.
    In 'Not working' code,the selector terminal is error cluster.
    I am able to resolve the issue just by changing the selecter terminal to boolean as in 'working code'.
     But both sets of software code works fine in version 2010.
    Attachments:
    FPGA_error_2014.jpg ‏128 KB

  • Need to do projects for CP C++ course , have team viewer, bought Parallels, but were told there's no need to buy anthing since Mac can code.  Do I need a compiler then, which one?  Thanks.

    Need to do projects for CP C++ course , have team viewer, Xcode, bought Parallels, but were told there's no need to buy anthing since Mac can code.  Do I need a compiler then, which one?  Thanks.

    Xcode. Download it for free from the Mac App Store.

  • I need to reinstall CS5 on a machine that has had to be reformatted, i need a Support Code after obtaining the Challenge Code. Please help

    I need to reinstall CS5 on a machine that has had to be reformatted, i need a Support Code after obtaining the Challenge Code. My email address is <removed - kglad>
    Please help

    <moved from Adobe Creative Cloud to Downloading, Installing, Setting Up>
    use your serial number to activate.  if you cannot connect to adobe's server's to activate, Sign in, activation, or connection errors | CS5.5 and later

  • Code::Blocks SVN compiling error :(

    I get this error when trying to compile Code::Blocks SVN from AUR:
    configmanager.cpp: In function 'wxString<unnamed>::DetermineExecutablePath()':
    configmanager.cpp:71: error: expected initializer before ')' token
    configmanager.cpp:72: error: 'c' was not declared in this scope
    configmanager.cpp:75: error: conversion from 'char*' to 'const wxString' is ambiguous
    /usr/include/wx-2.6/wx/string.h:643: note: candidates are: wxString::wxString(wxChar, size_t) <near>
    /usr/include/wx-2.6/wx/string.h:633: note: wxString::wxString(int) <near>
    make[4]: *** [configmanager.lo] Error 1
    make[4]: Leaving directory `/home/rafael/codeblocks-svn/src/trunk-build/src/sdk'
    make[3]: *** [all-recursive] Error 1
    make[3]: Leaving directory `/home/rafael/codeblocks-svn/src/trunk-build/src/sdk'
    make[2]: *** [all] Error 2
    make[2]: Leaving directory `/home/rafael/codeblocks-svn/src/trunk-build/src/sdk'
    make[1]: *** [all-recursive] Error 1
    make[1]: Leaving directory `/home/rafael/codeblocks-svn/src/trunk-build/src'
    make: *** [all-recursive] Error 1
    ==> ERROR: Build Failed. Aborting...
    Any tips? This is driving me nuts...

    gradgrind wrote:I'm afraid I don't know what your problem might be, but you might be interested to know that the build works here. Have you got an up-to-date system?
    Yes. I installed an upgraded this system about 3 days ago, so I know it's 100% up-to-date, and I have retried the makepkg numerous times, even deleting the src dir to no avail.

  • [svn:fx-trunk] 13130: Needed to add masking code to ListBase as well.

    Revision: 13130
    Revision: 13130
    Author:   [email protected]
    Date:     2009-12-21 14:11:16 -0800 (Mon, 21 Dec 2009)
    Log Message:
    Needed to add masking code to ListBase as well.
    QE Notes: I saw 5 bitmap failures in gumbo/components/MXItemRenderer.  The baselines show a few pixels of text that were not properly clipped.  There could be other bitmaps like that wherever DG or List were used.
    Doc Notes: None
    Bugs: SDK-24794
    Reviewer: Corey
    API Change: No
    Is noteworthy for integration: No
    tests: checkintests mustella/components/DataGrid mustella/gumbo/components/MXItemRenderer
    Ticket Links:
        http://bugs.adobe.com/jira/browse/SDK-24794
    Modified Paths:
        flex/sdk/trunk/frameworks/projects/framework/src/mx/controls/listClasses/ListBase.as

  • Downloading compiled FPGA bit file to target

    Hello.
    I'm trying to use multiple FPGA VIs in a same project, same target.
    But, currently the Labview force me to re-compile when I want to run different FPGA VI in same project.
    Even after compiling two FPGAs, the Labview program attempts to re-compile when I trying to run differnt FPGA VI.
    So I refered http://zone.ni.com/reference/en-XX/help/371599G-01/lvfpgahelp/compiling_fpga_vis_howto/ to download compiled FPGA bit file to the target to transit to another FPGA VI.
    However, still the Labview program trying to re-compile the FPGA VI when I click RUN on the VI after downloading compiled VI to the flash of the target.
    How can I solve this problem?
    P.S.:
    I checked off the option of the build specification that the FPGA VI does not automatically run when it is loaded to target and the target switch is on.

    Are you sharing VIs between the two top-level VIs?
    If they have any conditional disable structures with different settings then the sub-VIs will be marked as changed when opening the top-level VI  for your second target.
    Do you need to run the code in interactive mode or can you simply compile a bitfile and use that instead.  That was the compilation requirement disappears.
    I agree though that LVs rush to mark VIs as changed is a problem for interactive FPGA mode.
    Shane.
    Say hello to my little friend.
    RFC 2323 FHE-Compliant

Maybe you are looking for

  • Single Sign On -- Enterprise portal and BI JAVA

    Hi, I need to watch reports BI J2ee from an EP 7.00. I have configured the single sign On but it works just for ABAP BI Stack. This is what I have done for SSO JAVA: Importing the BI JAVA Certificate to the SAP NetWeaver 2004s Portal (SAP EP 7.0)    

  • Increase decimal Places in SAP B1

    Dear Experts, (Using SAP B1 PL 49) I am trying to change the Decimal places in the General Settings->Display (Decimal Places), from 2 to 6 to in all the fields. When i try to update it gives me the following error:- "Cannot update while another user

  • Wired and wireless network setup

    I have a small home network, wired right now. I would like to add a wireless access point for near future laptops. Can I add a second router that is wireless to my wired network with having to load router software on a second computer. Is this even p

  • Line up text in a JTextArea

    I'm trying to format line up text in columns in a JTextArea. Here is an example of what I'm trying to do. SubTotal $5.00 Tax $8.00 Total $13.00 I've tried formating the text so that the first work will be a certain length but it still will not line u

  • Power mac G 3, refuses to load mac OS X 10.3.2 from install cd (firmware

    Help! message from the install cd Panther says "Essentials cannot be installed on this computer. You must update your computers firmware before installing mac OS X. PLEASE don't tell me to down load 4.1.9 firmware from the apple page , I have done th