Frequency generator to clock counters

I recently purchased a PCI-6221 with 2 32-bit counters.  I wish to read and log two encoders (hence the 6221) and several analog inputs simultaneously..  My research found that this is not possible without an external clock (which can be created using one of the counters) leaving only one counter for my encoders.  I noticed the 6221 has one Frequency Generator.  Can this generator be used as a clock source for the counters and the AI?
Jeff
Solved!
Go to Solution.

You can use Freq Out as the sample clock of both CI tasks. However, you are restricted to what frequencies you can generated. You should also be able to use the AI sample clock as the "sample clock source" of the CI tasks. 
As for simultaneous AI channels, thats impossible on that card. All AI channels share 1 ADC that is multiplexed between the channels on each period of the AI sample clock. 
Wan L
Applications Engineer
National Instruments
http://www.ni.com/support

Similar Messages

  • Can 9401 generate the clock frequency of 20Mhz on 4 Channels in SCTL of 40MHz

    We need to use 9401 to generate the clock frequency of 20Mhz on 4 Channels
    But as per trhe data sheet 
    4 output channels........................10 MHz
    Does it means that we can get maximum frequency of 10MHz on each channel.
    Thanks

    Hello Johan!
    Bad news I am afraid….
    I assume you are using the Data Acquisition Toolbox from the Mathworks and when it comes to support on that interface I have to advice you to contact the Mathworks for assistance. We don't provide any support on their data acquisition interface since we have nothing to do with it.
    Sorry for the inconvenience this might cause you.
    Regards,
    Jimmie A.
    Applications Engineer, National Instruments
    Regards,
    Jimmie Adolph
    Systems Engineer Manager, National Instruments Northern Region
    Bring Me The Horizon - Sempiternal

  • Routing the 6220 frequency generator.

    Hi Everyone,
    I'd like to route the 6220 independent frequency generator to another PFI terminal.  The documentation states "You can route Frequency Output to any PFI <0..15> terminal.".  How is this accomplished in Labview?  I can't figure out the code or property node to "route" the signal to another PFI.  Or is it a matter of using the Frequency Output as the source for another task of some sort?
    Thanks.
    CraiggerB

    Craig-
    The channel property node "output terminal" is the correct way to change the output of the freqout counter (or one of the normal counters for that matter).  That way you don't have to worry about cleaning up the signal routing when you are finished.

  • Generating 2 clocks with different phase using PXIe-6674T ??

    Hi,
    is it possible to generate 2 clocks (same frequency) with different phase using PXIe-6674T ?
    regards,
    Yan.

    hi,
    somehow i cant use the daqmx digital counter to generate nice 10MHz pulse train with my pxi 6733.
    The option now I can use my timing module pxie 6674T to have base clock 40MHz, and then using divisor 1 and 2  I can generate 2 synchronized clock in PFI0 and PFI1.
    Then I use function connect terminal to connect Oscillator and PXI_Clock_10 to get my pxi chassis synchronized with my timing module.
    Then I use pxi clock as reference to generate my digital signal with pxie 6544.
    Somehow, my generated signals; clock from timing module, pxi clock from backplane and digital signal from pxie 6544 are not synchronized. The phase difference keeps changing.
    I dont see any Init.vi while working with pxie 6674T. I'm assuming I can simply connecting clocks and triggers through RTSI bus, then generate my digital signal with 6544.
    I need help to have 10Mhz from 6674T and another 10Mhz from 6544 with 1/4 phase difference between them, which should be stable all the time.

  • Frequency Generator query frequency output limitations

    Hello,
    I would like to know if there is a way to query a frequency generator for the limitations of the output frequency that can be generated, using the C API. I have found documentation which clearly outlines the limitations of frequency output (min and max) for all devices supported by my current driver, but have yet to find a way to query these values from the driver and or the device itself. Is there such a method? or must I hard code these values into my program if I want to limit user input to the range of correct values for frequency?
    Thank you for your help

    By limitations of the output frequency, do you mean specs related to jitter, phase misalignment, propagation delay, etc? That information is available on the cards spec sheet. I don't believe there are attributes in the driver that report that information. You can always write your own code that identifies a card by its model number, and looks up its specs in a file. The following attribute identifies a cards model number:
    NIFGEN_ATTR_INSTRUMENT_MODEL
    Wan L
    Applications Engineer
    National Instruments
    http://www.ni.com/support

  • Make frequency response analyser using frequency generator and counter

    Hello
    Can we make a frequency response analyser using a Frequency generator and frequency counter?
    How to add modulation with it? Modulation frequency is to be varied as per the input to given to the carrier!
    The outputs are Frequency, magnitude, and the phase as like solartron FRA.
    somebody have an Idea for this
    awaiting for the solution 
    thank you 
    "Thanks with regards "
    by
    ..........Gireesh..........

    Hello Gireesh,
    You can use a function generator to generate frequencies and use the modulation tollkit and other tools availabe with LabVIEW to do the modulation part . Or you can use the analog output ports on the daq card to generate different frequency signals for the same purpose .This should pretty much serve your purpose.
    http://zone.ni.com/devzone/cda/epd/p/id/5646
    http://digital.ni.com/manuals.nsf/websearch/AF3615F31CE9656C862576070020B8F7

  • New M Series DDK Example: High Frequency Measurement with 2 Counters

    This example demonstrates how to configure two counters on an M Series device to measure a high digital frequency. One counter generates a continuous pulse train of a set frequency while the other counts the external signal using the pulse train to latch values. Data is transferred via DMA.
    Use this example to add high digital frequency measurements or DMA data transfer for counter input to your driver.
    Please let me know if you have questions or problems. Thanks :-)
    Joe Friedchicken
    NI VirtualBench Application Software
    Get with your fellow hardware users :: [ NI's VirtualBench User Group ]
    Get with your fellow OS users :: [ NI's Linux User Group ] [ NI's OS X User Group ]
    Get with your fellow developers :: [ NI's DAQmx Base User Group ] [ NI's DDK User Group ]
    Senior Software Engineer :: Multifunction Instruments Applications Group
    Software Engineer :: Measurements RLP Group (until Mar 2014)
    Applications Engineer :: High Speed Product Group (until Sep 2008)
    Attachments:
    gpctex5.cpp.gz ‏4 KB

    You should connect the signal (whose frequency needs to be measured) to Ctr-1, and there gonna be an internal connection between the output of the first counter and the gate of the second counter (as described here).
    You may want to check this link as well.
    I am not allergic to Kudos, in fact I love Kudos.
     Make your LabVIEW experience more CONVENIENT.

  • Widget clocks, counters,   iweb

    HI All ? So i have 2 I web pages going
    cjthedjmanc.om and
    http://web.me.com/daycareinfo2/Site/Welcome.html/ My ? I need to add things, like counters, clocks, But I went to widgets down loaded a clock but my ?
    How do i place it on my web page iweb building it on my mac? I need step by step im kinda slowwww. I get you copy the widget text then place it but place it ?

    It's not easy to add widgets to pages made in iWeb '06. But if you upgrade to iWeb '08, you can easily add widgets as explained here:
    http://www.apple.com/ilife/iweb/#widgets
    http://www.apple.com/ilife/tutorials/#iweb-design-55
    http://iwebfaq.org/site/iWebHTMLSnippet.html

  • Z68A-GD55 (G3) – CPU Base Frequency running off-clock

    Greetings,
    my mainboard is MSI Z68A-GD55 (G3) (MS-7681 VER: 4.0; E7681IMS V23.7), CPU is Intel® Core™ i5-2500K Processor (stock clock), DRAM is Corsair® Vengeance® Low Profile 16GB (1600MHz running @ SPD 1333MHz 9-9-9-24, 1.5V), PSU is Corsair® Professional Series™ Gold AX850, OS is Microsoft® Windows® 7 Ultimate Service Pack 1 64-bit.
    I have tried ALL of the following BIOSes: 23.2, 23.3, 23.4, 23.5, 23.6, and 23.7.
    I have tried to Enable/Disable Spread Spectrum for each of the BIOS versions tested.
    I have done ALL of the tests twice, booting all the way from G3 Global Power state each time (I unplugged the PSU power cable from the wall, waited 10 seconds, pressed the power-on button a few times, plugged the PSU power cable back into the wall, and booted up).
    I have tried running Prime95 on Core0, Core0+1, Core0+1+2, and Core0+1+2+3 settings for each of the BIOS and Spread Spectrum setups tested, which totals to 96 individual measurements taken (excluding the ones I have taken with different CPU Base Frequency BIOS settings), all showing consistency across-the-board in the following problem:
    When CPU Base Frequency BIOS setting is set to 10000 x 10 kHz (default), then CPUID (Version 1.60x64) shows Bus Speed fluctuating from  99.77 - 99.78 MHz, irrespective of BIOS version (23.2 - 23.7), Spread Spectrum setting, and CPU load distribution.
    When CPU Base Frequency BIOS setting is set to   9970 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from   99.74 -   99.75 MHz.
    When CPU Base Frequency BIOS setting is set to   9980 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from   99.80 -   99.81 MHz.
    When CPU Base Frequency BIOS setting is set to   9990 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from   99.93 -   99.94 MHz.
    When CPU Base Frequency BIOS setting is set to 10010 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from 100.19 - 100.20 MHz.
    When CPU Base Frequency BIOS setting is set to 10020 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from 100.26 - 100.27 MHz.
    My questions are as follows:
    1. Why is the CPU Base Frequency not showing up as 100 MHz Bus Speed in CPUID, as it should be, on its default setting?
    2. Furthermore, why is manually lowering the CPU Base Frequency increasing it, in fact, as seen in CPUID?
    3. Is this a common "problem" with this mainboard?
    4. Do you reckon that my mainboard is faulty, for it exhibits another interesting behavior: http://bit.ly/xFJlvl?
    Thank you for your input.
    Yours faithfully
    Termo

    Quote from: DaLoona on 19-March-12, 04:56:20
    Its just a cosmetic issue and doesnt have any negative effect on performance.
    Its a minor flaw inherent to the Cougar Point chipset from Intel, every manufacturer has those issues in some way/degree, its not just an MSI thing.
    I understand, but I still think that this particular issue is MSI's shortcoming, given the 10000 x 10 kHz bug, specifically, not the off-clock at virtually all CPU Base Frequency BIOS settings, in general.
    Quote from: HU16E on 19-March-12, 05:55:06
    Nothing wrong with your mainboard as DaLoona has commented upon, and very common. Most of just set bclk 10010.
    When CPU Base Frequency BIOS setting is set to   9970 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from   99.74 -   99.75 MHz.
    When CPU Base Frequency BIOS setting is set to   9980 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from   99.80 -   99.81 MHz.
    When CPU Base Frequency BIOS setting is set to   9990 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from   99.93 -   99.94 MHz.
    When CPU Base Frequency BIOS setting is set to 10010 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from 100.19 - 100.20 MHz.
    When CPU Base Frequency BIOS setting is set to 10020 x 10 kHz, then CPUID (Version 1.60x64) shows Bus Speed fluctuating from 100.26 - 100.27 MHz.
      Going by those 5 examples, it is going 'up' as bclk is increased, just like it is supposed to do.
    Indeed, except for the fact that 9980 x 10 kHz = 99.80 - 99.81 MHz and 10000 x 10 kHz = 99.77 - 99.78 MHz, i. e.,  9980 x 10 kHz > 10000 x 10 kHz.
    Yes, I do get the general idea, though, that it seems to be fine.
    Thank you very much, my friends 

  • System Generator and clock in co-simulation

    Hello,
    I did connected Nexys 4 board to system generator co-simulation. Board runs with co-simulation mode but really slowly. The fastest pulse is ca 1 ms and speed is not stable. That might be caused due usb speed.
    - How can I use boards own 100MHz clock from pin E3?
    - How to route clock signal to Xilinx block correctly?
    I would like to create SPI-controller and I need 5 MHz clock signal. I would like to give registers values to SPI controller from simulink and measure feedback values on simulink. I just don't understand how to implement real clock signal to xilinx block.
    I did made MCode block to serial and parallel conversion, but now I cannot get correct clock signals to real system. Plan was just first make an demo from boards own accelerometer. System generator settings are: FPGA clock 10 (ns), Simulink system period 1 (sec) and Clock pin location E3.
    What is going wrong? Any ideas?
    Antti

    Hi antti,
    Free running mode can be done only via JTAG and on any board (if the target device is supported by your ISE/Vivado license).
    If your board is not listed, then you have to create a new HW-Cosim target for sysgen.
    Actually this has to be done most of the time, since you have to define the I/Os (Pin locations) that your design will use.
    I wonder how you intend to simulate the interface activities like the mentioned SPI in your Matlab/simulink simulation Model.
    These are hard to predict and often only give an idealized result. So even if the normal HW-Cosimulation would be incredible fast you would see differences that could spoil the comparision between the simulation model and the actual hardware.
    But what you still can do is:
    Run your simulation first. Store the results.
    Then run your HW-Cosim in Free Running mode.
    Transfer the data you want to compare to the host system and do the comparision afterwards.
    Comparision of simulations with Data taken from actual running Hardware is always a challenge.
    Eitehr your simulation becomes very very complex, or the darn real physical stuff does behave quite unexpected, even if working correctly.
    The best approach is to concentrate on only a few interesting data points and analyze these isolated from timing behavior.
    For Interfaces there's also the possibility to implement OVL Checkers in the hardware. These check the proper interface activity in realtime in your design.
    Follow this link to learn more about it:
    http://accellera.org/activities/working-groups/ovl
    Have a nice synthesis
      Eilert
     

  • Max frequency of externally-clocked counter?

    Hello, I am wondering if I could operate a counter on a Virtex-5 (XC5VLX50T, speed grade -1? [there is a "1C" on the chip]) using an external LVDS clock running at 2 GHz. I have done some searching, and I haven't been able to find if a counter could count fast enough to keep up with a 2 GHz clock. Thank you!

    Your trying to make code on the Virtex 5 -1 that counts at 2 GHz,
    I don't think your onto much of a hope, 800 MHz was about the MAX numbers I remember and that was on a -2.

  • Clock Multiplication of a clock of unkown frequency

    I am building serializer and need to create a clock.  I know that clock has to faster than the parallel clock that I have in my design.  The problem I have is that I don't know what the frequency of the clock for the parallel data and the frequency may change.  I have come up with a solution for discovering what the frequency of the parallel clock is, but I do not know how to generate a clock that is fast enough.  I am only familiar with clock division.  Is there a way that I could use the clock wizard IP?  Any help would be greatly appreciated.
    I am using Vivado 2015.1 and the board that I am using is the KC705. 
    ~David Schumerth

    You have to be very careful with this...
    The MMCM is based on a VCO. The VCO frequency is determined by a formula - Fvco = Fin *M/D, where M and D are dividers that are (normally) set statically by the bitstream. As Fin changes, the resulting VCO frequency and hence output frequencies will scale with Fin. However, this can only be done within legal ranges of the VCO (and the Phase Frequncy Detector - PFD). Both of these have defined maximum and minimum values - you cannot go outside either range.
    The range of Fvco (depending on speed grade) is around 2:1 (or 2.5:1 in faster speedgrades). So if your input frequency changes by more than this ratio, the VCO will not be able to lock at all frequencies with the same M and D values.
    If you need to lock at wider frequency ranges or if you need to create constant output frequencies regardless of Fin, then you will need to dynamically program the MMCM; change the M and D values (and O values) depening on your Fin. To do so, you will have to have some mechanism of measuring the input frequency (which will need at least one constant frequency clock that does not come from or through the MMCM), and then use the Dynamic Reconfiguration Port (DRP) of the MMCM to change the divider values. This is not trivially easy to do, as the DRP provides access to blocks of MMCM registers that must all be set consistently for the mode change. Furthermore, the MMCM must be reset after DRP changes (so the clock will stop and have to wait for the MMCM to relock).
    This will all require a fairly complicated state machine or a small microcontroller to manage... This is all well outside the scope of what the clocking wizard will do for you - you will have to design all this stuff yourself and manually instantiate the MMCM (along with the controller for managing the DRP).
    Avrum

  • Sample Clocked Buffered Frequency Measurement

    I have a circuit board clock which I want to test.  The clock should output at ~12 MHz.  I'm using a USB-6343 and would like to use the Sample Clocked Buffered Frequency Measurement mentioned in the X series manual but am unclear on how to set it up.  I believe I need an external clock but am not sure if I can use this card to generate this clock and what rate I should use; but more generally I'm looking for an example on how to set up this measurement in LabVIEW using DAQmx.
    In the end I'd like to get an accurate average measurement of the clock frequency over ~1 second if possible and am willing to use whatever method would best work with the 6343 card.
    Thanks in advance

    Hi Gollum,
    There's a few examples that you could take a look at that come packaged with LabVIEW. If you open the NI Example Finder  (Help » Find Examples), then in the Browse tab click the following: Hardware Input and Output » DAQmx » Counter Input.  In there we have a few examples on how to read in the frequency using DAQmx calls.  The property that is mentioned in the Sample Clocked Buffered Frequency Measurement (CI.Freq.EnableAveraging) can be located using the following method:
    In LabVIEW go to View » Class Browser, when the Class Browser window open, for Object Library choose DAQmx and for Class choose DAQmx Channel.  In Properties & Methods expand the following: Properties » Counter Input » Frequency » Measurement Specifications » Enable Averaging.  The Class Browser can be used to find several property nodes, and is very useful.  You can play around and find various properties that can be changed in there.
    Hopefully this helps.  
    Matt S.
    Industrial Communications Product Support Engineer
    National Instruments

  • Measure scan frequency using 2 e-series boards and an external clock.

    I am setting up a data acquisition system in which the user has the ability to select between multiple sources for the scan frequency. The user can choose either hardware based and select the scan frequency or an external source, in this case, an encoder. When the user selects the external case, I would like to measure the scan frequency. I have a PXI chassis with 3 6071E DAQ boards. I have the encoder pulse train wired into the master board and would like to use one of the slave boards to count the pulses and measure the frequency. I based the code I developed on example code that shipped with LabView. However, when I drive the master board with a known frequency using its internal clock,
    I measure 0 frequency on using the slave boards counter.
    Attachments:
    DAQ_3_Boards_-_State_Machine_-_Scaled_Array.llb ‏1525 KB

    It sounds like you have your program setup to measure the frequency of the clock only when you are using an external source. The counter won't get an input if you are not using an external source, right? So, when you drive the master board with an internal clock, the counter will have nothing to count.

  • Generating clock with vivado

    Hi,
    I am using Vivado with a ZedBoard  programming in VHDL (PL). The ZedBoard clock source for PL is 100Mhz. I need two clocks: clkgen1= 100kHz and clkgen2= 350Mhz to clock the FMC.
    How can I generate these clocks in Vivado? I know I can use PLL or Mmcm. Which one would be better?
    Is there any tutorial?
    Thank you.

    ---- Where can i read documentation about this?
    You can find documents about zed board in the following board’s link http://www.xilinx.com/support/university/boards-portfolio/xup-boards/XUPZedBoard.html .
    -------How can i do this in Vivado?
    Check whether the below thread applicable to your issue
    http://forums.xilinx.com/xlnx/board/crawl_message?board.id=GenDis&message.id=18987
    ________________________________________________

Maybe you are looking for