Is it possible to import simulink blocks into labview

Hi,
I was wondering if it is possible to import the MATLAB/simulink blocks into labview.
thanks,
Baran.

Hi Baran,
There is no way to directly import any of the programing blocks from The MathWorks, Inc. Simulink® software into LabVIEW.
However if you wanted to use your own code that you programed using The MathWorks, Inc. Simulink® environment in LabVIEW, we do have the NI Simulation Interface Toolkit which you can use.
<Brian A | Applications Engineering | National Instruments>

Similar Messages

Is it possible to import an XDP into Reader at Browser loadtime?

Is it possible to import an XDP into Reader at Browser loadtime?
Similar to loading an FDF on loadtime?
Or is there some code that I can put into Livecycle that will load a XDP from a web address once the PDF is loaded into Reader (Reader or Browser Plug-in version)?

An XDP cannot be read by Reader ...the XDP gets turned into a PDF (called rendering before Reader will open it). LiveCycle Forms will turn the XDP into a PDF in real time and will deliver it to the browser which will in turn luanch Reader and load the newly created PDF.
Make sense?

Is it possible to import photos automatically into the organizer in elements 11, like picasa does?

Is it possible to import photos automatically into the organizer in elements 11, like picasa does?

On Windows open the Organizer and from the menu click:
File >> Watch Folders
Then check the radio button for automatic.

Is it possible to import Excel pivot into PDF ?

Is it possible to import Excel pivot into PDF ?

HI,
I am moving your posting at Acrobat.com forum to Acrobat forum.
Hisami

HT2513 is it possible to import my contacts into my ical?

is it possible to import my contacts into my ical?

This is NOT what we (most of us) want to do ... We want to have the information from our contact(s) automatically be available in the calendar event. If we "invite" the contact, they get to see and are asked to respond (accept / decline / maybe) ... NOT always something we want. For example, I am going to an event and I want to remember their face (what they look like - maybe I've only met them once awhile ago), their spouses name, children or business profile / items and I don't want them to know I have made this one of my agenda items for the event. If I entered all this including their profile picture in contacts, I certainly don't want to enter it all again AND BTW, iCal doesn't really have the proper fields for this information anyway. Sure I can use the notes section but this is double entry. As you can see from just this one example, I would not want to invite them to this calendar entry. I can think of many other instances where that would be problematical (to say the leasat) as well.
It is really incomprehansible that contact, iCal and even mail does not have at least this level of integration.

How can I view my iCalendar on Google mail? Is it possible to import the iCalendar into the Google calendar? If so, how?

Is it possible to import the iCalendar into the Google calendar? If so, how?

You can certainly add your google calendar to your iPad: http://support.google.com/calendar/bin/answer.py?hl=en&answer=151674
This will allow you to sync calendars back and forth between your iPad and Google.
However you cannot import already existing calendars on iPad into Google from the iPad itself.
You would need to:
Sync your iPad with a computer
And then use the computer to import your calendar to Google: http://support.google.com/calendar/bin/answer.py?hl=en&answer=37118
If you are using a Mac I can tell you how to sync the calendars to the computer and then put them on google.
If you are using a Windows machine I would suggest you post your question in the iPad forum where the iPad experts reside: https://discussions.apple.com/community/ipad/using_ipad
Cheers.

How to import Verilog codes into LabVIEW FPGA?

I tried to import Verilog code by instantiation followed by the instruction in http://digital.ni.com/public.nsf/allkb/7269557B205B1E1A86257640000910D3,
but still I can see some errors while compiling the VI file.
Simple test Verilog file is as follows:
==============================
module andtwobits (xx, yy, zz);
input xx, yy;
output reg zz;
always @(xx,yy) begin
zz <= xx & yy;
end
endmodule
==============================
and after following up the above link, we created the instantiation file as
==============================================
library ieee;
use ieee.std_logic_1164.all;
entity mainVHDL is
port(
xxin: in std_logic;
yyin: in std_logic;
zzout: out std_logic
end mainVHDL;
architecture mainVHDL1 of mainVHDL is
COMPONENT andtwobits PORT (
zz : out std_logic;
xx : in std_logic;
yy : in std_logic);
END COMPONENT;
begin
alu : andtwobits port map(
zz => zzout,
xx => xxin,
yy => yyin);
end mainVHDL1;
==============================================
Sometimes, we observe the following error when we put the indicator on the output port,
ERROR:ConstraintSystem:58 - Constraint <INST "*ChinchLvFpgaIrq*bIpIrq_ms*" TNM =
TNM_ChinchIrq_IpIrq_ms;> [Puma20Top.ucf(890)]: INST
"*ChinchLvFpgaIrq*bIpIrq_ms*" does not match any design objects.
ERROR:ConstraintSystem:58 - Constraint <INST "*ChinchLvFpgaIrq*bIpIrq*" TNM =
TNM_ChinchIrq_IpIrq;> [Puma20Top.ucf(891)]: INST "*ChinchLvFpgaIrq*bIpIrq*"
does not match any design objects.
and interestingly, if we remove the indicator from the output port, it sucessfully compiles on the LabVIEW FPGA.
Could you take a look at and please help me to import Verilog to LabVIEW FPGA?
I've followed the basic steps of instantiation on the above link, but still it won't work.
Please find the attachment for the all files.
- andtwobits.v : original Verilog file
- andtwobits.ngc: NGC file
- andtwobits.vhd: VHD file after post-translate simulation model
- mainVHDL.vhd: instantiation main file
Since there is no example file for Verilog (there is VHDL file, but not for Verilog), it is a bit hard to do the simple execution on LabVIEW FPGA even for the examples.
Thank you very much for your support, and I'm looking forward to seeing your any help/reply as soon as possible.
Bests,
Solved!
Go to Solution.
Attachments:
attach.zip ‏57 KB

Hi,
I am facing problem in creating successfully importing VHDL wrapper file for a Verilog module,into LabVIEW FPGA using CLIP Node method. Please note that:
I am working on platform SbRIO-9606.
Labiew version used is 2011 with Xilinx 12.4 compiler tools
NI RIO 4.0 is installed
Xilinx ISE version installed in PC is also 12.4 webpack ( Though I used before Xilinx 10.1 in PC for generating .ngc file for verilog code FOR SbRIO 9642 platform, but problem remains same for both versions)
Query1. Which versions of Xilinx ISE (to be installed in PC for generating .ngc file) are compatible with Labview 2011.1(with Xilinx 12.4 Compiler tools)? Can any version be used up to 12.4?
Initially I took a basic and gate verilog example to import into LabVIEW FPGA i.e. simple_and.v and its corresponding VHDL file is SimpleAnd_Wrapper.vhd
///////////////// Verilog code of “simple_and.v”//////////////////////
module simple_and(in1, in2, out1);
   input in1,in2;
   output reg out1;
   always@( in1 or in2)
   begin
      out1 <= in1 & in2;
   end
endmodule
/////////////////VHDL Wrapper file code of “SimpleAnd_Wrapper.vhd” //////////////////////
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY SimpleAnd_Wrapper IS
    port (
        in1    : in std_logic;
        in2    : in std_logic;
        out1   : out std_logic
END SimpleAnd_Wrapper;
ARCHITECTURE RTL of SimpleAnd_Wrapper IS
component simple_and
   port(
         in1    : in std_logic;
         in2    : in std_logic;
         out1   : out std_logic
end component;
BEGIN
simple_and_instant: simple_and
   port map(
            in1 => in1,
            in2 => in2,
            out1 => out1
END RTL;
Documents/tutorials followed for generating VHDL Wrapper file for Verilog core are:
NI tutorial “How do I Integrate Verilog HDL with LabView FPGA module”. Link is http://digital.ni.com/public.nsf/allkb/7269557B205B1E1A86257640000910D3
In this case, I did not get any vhdl file after “post-translate simulation model step” in netlist project using simple_and.ngc file previously generated through XST. Instead I got was simple_and_translate.v.
Query2. Do I hv to name tht “v” file into “simple_and.vhd”?? Anyways it did not work both ways i.e. naming it as “simple_and with a “v” or “vhd” extension. In end I copied that “simple_and.v” post translate model file, “simple_and.ngc”, and VHDL Wrapper file “SimpleAnd_Wrapper.vhd” in the respective labview project directory.
Query3. The post-translate model file can also be generated by implementing verilog simple_and.v file, so why have to generate it by making a separate netlist project using “simple_and.ngc” file? Is there any difference between these two files simple_and_translate.v generated through separate approaches as I mentioned?
2. NI tutorial “Using Verilog Modules in a Component-Level IP Design”. Link is https://decibel.ni.com/content/docs/DOC-8218.
In this case, I generated only “simple_and.ngc” file by synthesizing “simple_and.v “file using Xilinx ISE 12.4 tool. Copied that “simple_and.ngc” and “SimpleAnd_Wrapper.vhd” file in the same directory.
Query4. What is the difference between this method and the above one?
2. I followed tutorial “Importing External IP into LABVIEW FPGA” for rest steps of creating a CLIP, declaring it and passing data between CLIP and FPGA VI. Link is http://www.ni.com/white-paper/7444/en. This VI executes perfectly on FPGA for the example”simple_and.vhd” file being provided in this tutorial.
Compilation Errors Warnings received after compiling my SimpleAnd_Wrapper.vhd file
Elaborating entity <SimpleAnd_Wrapper> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89"\NIFPGA\jobs\WcD1f16_fqu2nOv\SimpleAnd_Wrapper.vhd"    Line 35: <simple_and> remains a black-box since it has no binding entity.
2. WARNING:NgdBuild:604 - logical block 'window/theCLIPs/Component_ dash_Level _IP_ CLIP0/simple_and_instant' with type   'simple_and' could not be resolved. A pin name misspelling can cause this, a missing edif or ngc file, case mismatch between the block name and the edif or ngc file name, or the misspelling of a type name. Symbol 'simple_and' is not supported in target 'spartan6'.
3. ERROR:MapLib:979 - LUT6 symbol   "window/theVI/Component_dash_Level_IP_bksl_out1_ind_2/PlainIndicator.PlainInd icator/cQ_0_rstpot" (output signal=window/theVI/ Component_dash_Level _IP_bksl_out1_ ind_2/PlainIndicator.PlainIndicator/cQ_0_rstpot) has input signal "window/internal_Component_dash_Level_IP_out1" which will be trimmed. SeeSection 5 of the Map Report File for details about why the input signal willbecome undriven.
Query5. Where lays that “section5” of map report? It maybe a ridiculous question, but sorry I really can’t find it; maybe it lays in xilnx log file!
4. ERROR:MapLib:978 - LUT6 symbol "window/theVI/Component_dash_Level_IP_bksl_ out1_ind_2/PlainIndicator.PlainIndicator/cQ_0_rstpot" (output signal= window / theVI/Component_dash_Level_IP_bksl_out1_ind_2/PlainIndicator.PlainIndicator/ cQ_0_rstpot) has an equation that uses input pin I5, which no longer has a connected signal. Please ensure that all the pins used in the equation for this LUT have signals that are not trimmed (see Section 5 of the Map Report File for details on which signals were trimmed). Error found in mapping process, exiting.Errors found during the mapping phase. Please see map report file for more details. Output files will not be written.
Seeing these errors I have reached the following conclusions.
There is some problem in making that VHDL Wrapper file, LabVIEW does not recognize the Verilog component instantiated in it and treat it as unresolved black box.
Query6. Is there any step I maybe missing while making this VHDL wrapper file; in my opinion I have tried every possibility in docs/help available in NI forums?
2. Query7. Maybe it is a pure Xilinx issue i.e. some sort of library conflict as verilog module is not binding to top VHDL module as can be seen from warning HDLCompiler89. If this is the case then how to resolve that library conflict? Some hint regarding this expected issue has been given in point 7 of tutorial “How do I Integrate Verilog HDL with LabView FPGA module”. http://digital.ni.com/public.nsf/allkb/7269557B205B1E1A86257640000910D3. But nothing has been said much about resolving that issue.
3. Because of this unidentified black box, the whole design could not be mapped and hence could not be compiled.
P.S.
I have attached labview project zip folder containing simple_translate.v, simple_and_verilog.vi file,SimpleAnd_Wrapper.xml, Xilinx log file after compilation alongwith other files. Kindly analyze and help me out in resolving this basic issue.
Please note that I have made all settings regarding:
Unchecked add I/O buffers option in XST of Xilinx ISE 12.4 project
Have set “Pack I/O Registers into IOBs” to NO in XST properties of project.
Synchronization registers are also set to zero by default of all CLIP I/O terminals.
Please I need speedy help.Thanking in you in anticipation.
Attachments:
XilinxLog.txt ‏256 KB
labview project files.zip ‏51 KB

Import Live Video into LabVIEW

I am an electrical engineering working on my senior project at Western New England College. I am working with a small team building a quadrotor UAV and part of my task is to add some image processing to the craft. I have the algorithm to do the processing but I am not sure how to import the images into LabVIEW. We are using a FlyCamOne3 camera on the UAV and transmitting the images back through a 5.8 GHz transmitter and want to take the video from the receiver into LabVIEW. We do not have a large budget so I was hoping I could use a standard capture card to read the video in and pass it to LabVIEW. I read that the device needs to be DirectShow compliant but I do not know what that means exactly. The reading I did indicated that DirectShow is a piece of software from Microsoft and not a part of the hardware. Our team plans to run all of the code on a laptop so the capture card would have to be USB, firewire, or ethernet. I would really appreciate any help finding an appropriate capture card for this application or some other solution to the problem.
Thanks for your help
Tyler

I have spent a good part of the day searching for firewire, ethernet, and USB 2.0 capture cards without having much success. It appears that the options on that front are fairly limited and I was having a hard time confirming that the options I found would be DirectShow compliant. I finally found an older thread on this forum which suggested to use a video to firewire converter however. I managed to find Video-to-USB converter which converts from an RCA video to USB and the documentation claims it has a driver for LabView. Is there any way to tell if this would be compatible with newer version of LabView? I am concerned that the hardware is about 5 years old and if things have changed substantially in the way LabView aquires the image then it may not be compatible anymore.
Thanks,
Tyler

Is it possible to import a pdf into Adobe Story?

I tried to import a pdf into Adobe Story and received the message: "Failed to import document".
If this is not possible, what kind of files/types of pictures (e.g. jpeg, tiff,...) can be imported?

You can import a .jpg, .jpeg, .png and .gif image in an AV/Multicolumn script.

BPC 7.5 NW-Is it possible to import an appset into BPC7.5 NW from a 7.0 MS

Hi all,
Does anybody know if it is possible to import into a BPC 7.5 NW an appset created in BPC 7.0 MS?
Is it possible to do it between MS and NW?
Thank you very much in advance.
Kind regards,
Santiago

No, this is a complete different tool available for this specific purpose. You need to get in touch with your local SAP EPM team for more details. This tool is not available to everyone. SAP conducts training and certification on this tool and only the certified consultants get the access to this tool.

Is it Possible to Import RoboHelp 2002R2 Into RoboHelp 8?

I have been using RoboHelp 2002R2 for Awhile. Is it possible to import the 2002R2 help projects into The current versions of RoboHelp?

Hi Anthony and welcome to the RH community.
Do you have a the source files, output files or both. If you have the source files, you could try opening the project in RH8. Take a backup first though just in case. That is a very old version you have there but you should be OK. This would be my preferred option. If you have the output, you could try creating a new project in RH8 and importing it. I'm assuming here that the output is not web based (e.g. a CHM). The final option would be decompile the output (e.g. a CHM) and import the individual HTM files.
The RoboColum(n)
@robocolumn
Colum McAndrew

Subtitle workflow. Is it possible to import srt files into premiere and then export to Encore?

Hi, I'm editing a series of short documentaries that wil be published in DVD with subtitles, and I'm wondering if there's any way to import srt files into Premiere and then export the project to Encore.

You can easily (and better, IMHO) do what you want in Adobe Prelude. It's part of the CC subscription, and may have been included with CS6.
Open the Ingest panel, navigate to the external drive where you have your source clips, make the thumbnails in the Ingest panel comfortably large, click a video clip to enable scrubbing, and use the J-K-L keys to navigate playback through the clips. Put a check mark on the clips you want and be sure to select and set up the Transfer option on the right side of the panel before ingesting. Don't select the Transcode option.
Cheers,
Jeff

Is it possible to import a project into an existing project - PRE 8

Hi. The last time I did much with Video editing was a couple of years back using the full version of Premiere 6.5
Back then you could create a number of projects as pices of the complete solution. Then when you where ready to create the full movie you would import the various projects into the time line.
Is this possible in Premiere Elements V8 ? I have looked around but can't find anything.
If not, how do you deal with very long projects ? Move sections onto a track of their own ?
Thanks

deimosphobos
The ways that SG and Hunt just described are the conventional ways and get the job done. There is much merit to it being a method of choice.
However, there is a way to copy and paste a Timeline from one Premiere Elements project.prel to another, using the software called Clipmate.
You may want to check it out.
There have been some issues reported for Clipmate's use for this purpose, namely, problems in the copying of the transitions and audio in the process. But I have use this successfully and described that experience.
http://www.elementsvillage.com/forums/showthread.php?t=51325&highlight=Clipmate
If you do try it, I would be interested in your results.
ATR

Is it possible to import .potx templates into Keynote?

I have a custom .potx template and want to import it to Keynote. Is this possible?
Alternatively, is there a format that my industrial designer needs to use for the template in order for me to import it into Keynote?

I have never tried to open a .potx (mainly because I had never heard of it), so I don't know if Keynote will open it.
The only format that Keynote will open perfectly is a Keynote file. Keynote will open PP files, but you might have to do some editing/adjusting to make everything look right when you open it.

Possible to import GIS data into the Map app?

I would love to be able to import lat/long data into the Map app to display transit stop info on the job, as I do now with a crappy PC portable and Delorme Street Atlas.
Possible?
Thanks

You can do this with CartoMobile which is available in the AppStore. CartoMobile allows you to take your GIS in the field with you, and works online or offline.

Is it possible to import simulink blocks into labview

Similar Messages

Maybe you are looking for