Selecting sample clock frequency for NI 4472

HelIo:
I have been using NI 4472 DSA on a PCI slot for reading accelerations. I was reading the NI 4472 User Manual and under "Selecting your sample clock frequency", it specify two increments (95.37 uS/s for Fs<51.2 kS/s and 190.7 uS/s for Fs>51.2 kS/s). Can you explain what these increments mean? I understand the sampling frequency, but what does this time increment mean?
Also, it says "If you do not specify a rate at a multiple of the increment, NI-DAQ will automatically choose the next higher step for you". Dose that mean I cannot specify any random value for Fs? Dose it have to be a certain multiplication. Please explain this for a novice to Labview/DAQ.
Thanks a lot in advance.

Hello MiamiVipul,
Those statements in the User Manual mean that the PCI-4472 only has a finite set of sample rates that it can produce.  The allowable sample rates are given by 51.2 kS/s - k * 95.37 uS/s or 51.2 kS/s + k * 190.7 uS/s, where k is an integer.  As you can see, the step size is quite small, so you still have a lot of flexibility. 
As an example, if you specify a sample rate of exactly 51.2 kS/s, that would be fine.  However, if you try to set the sample rate to something between 51,200 S/s and 51,199.990463 S/s (51.2 kS/s - 95.37 uS/s), the driver will automatically coerce that sample rate to next highest allowable rate, or 51.2 kS/s.  In order to find out the exact value that the driver is using, you can read the from the DAQmx Timing Property "Sample Clock:Rate" as shown below:
I hope this helps!
Best regards,
Message Edited by Jarrod B. on 01-04-2007 09:03 AM
Attachments:
ReadSampleRate.JPG ‏6 KB

Similar Messages

  • Selecting analog cutoff frequency for NI-USB 6251

    Hello everybody!
    -I´m trying to acquire voltage analog signals by using a BNC 2110 and a bord NI USB-6251. Does anybody know if a programmable analog lowpass filter is available for NI USB-6251? If it is available, how can I set a value for the analog lowpass filter on labview?
    thank you in advance,
    best regards!

    Thank you for this information John Passiak!
    -If there is no programmable analog lowpass filter for NI-USB 6251, so I will need to use the standart cutoff frequency "fc" of the analog lowpass filter (fc= 750 kHz, as mentioned in the user´s manual) for acquiring my signals. By doing so, it will be necessary to use a sampling rate of at least 1,5 MHz to digitize the signal, in order to avoid aliasing! The maximal sampling rate "fs" available is fs= 1,25MHz (according to the user´s manual). Besides, the duration of the signals which I need to digitize take about 25s. That would lead to a considerably higher number os data, and problems to open and save the signals in Labview!  How can I solve this problem?
    thank you again for your help!
    best regards!

  • 6251 AO sample clock

    Hello All,
    I am using a M6251 board for analog output. However, I have the problem that the board only allows discrete increments in the frequency of the Analog Output sample clock. The frequency step-size varies, depending on the sample-clock frequency, and reaches around 10kSa/s when the sample clock is running at 1MSa/s. Am I doing something really stupid, or is this a limitation of the board? The digital pulse-train generation does not seem to have this limitation. If this *is* a limitation of the board, is there some way of overcoming it? I have tried to re-route one of the counters into the AO sample clock, but, when I do so, I get an error message saying that resource is already in use.
    Any help will be greatly appreciated.

    There are two things that I can think of that could be causing the behavior that you're seeing. The first is that you are using the onboard Frequency Generator to generate the AO Sample Clock. If this is the case, you will notice that the Frequency Generator has limited capabilities in the frequencies it can generate. If this is the case, use the default AO Sample Clock as the clock for your AO application. M Series devices have a dedicated timing engine for AO applicatins, hence, no onboard subsystem (i.e. counters, PFI lines, etc.) will be used up if you use the AO Sample Clock default selection for timing your AO applications.
    The second guess that I have is that you are not specifying your AO application correctly in order to get the generated waveform frequency you're expecting. Their are several parameters that you need to set in order to get an expected frequency with AO - rate and samples per channel. Have a look at How Can I Calculate the Output Frequency of my Analog Output. This knowledgebase might currently be written with Traditional NI-DAQ terminology, but it should still help. Also, remember that even though you specify a certain update rate on your analog output, the actual update rate will be slightly different because of limited resolution of the divide down.
    Jared Aho

  • Using AI Sample Clock to Trigger Counter Samples

    My basic question is:  Is the ai\SampleClock signal only active while an analog input task is running?
    The details are:
    I have an X-series PCIe-6321 multifunction DAQ card.  It is controlling a SCXI chassis and has a SCXI-1180 and SCXI-1302 so I can control analog inputs of the chassis as well as access the 4 counter  on the card.  My application requires that I use all 4 counters to measure a frequency input signal and synchronize the samples to the analog input signals.  I have created 5 tasks, 1 for the AI and 1 for each counter.
    I am using LabVIEW 8.6.1 with the latest NI-DAQ drivers on and 64-bit Vista OS 
    1. Are there any driver or hardware restrictions that would cause this solution not to work? 
    2. Can I use the ai\SampleClock as in input sample clock for each of the frequency tasks?  If I do this will the sampling start be syncronized?  I.e. if I start each of the frequency tasks first, will they wait until the AI task is started before they start sampling?
    3. If that doesn't work, do I need to route the sample clock from the AI task to a PFI line (PFI1) and then use that as input to the frequency task sample clock? 
    I usually do option 3 when synchronizing two cards in  PXI chassis and only use the software task start in stead of of synchronizing on a digital start, since the sample clock will control the samples anyway.  I need to know if the same behaviour works with the scenario above.
    Thanks,
    Bob
    Prolucid Technolgies Inc. 
    Solved!
    Go to Solution.

    Hi Bob,
    I can confirm that the ai/SampleClock will only be active while the AI task is running.  As far as the other questions go:
    1.  You'd have to provide more information about what you looking to do exactly, but there is no problem with routing the sample clock of the Analog Input task to be used with the Counters.  I would read through the section of the X Series User Manual that discusses sample-clocked frequency measurements (starting on page 7-16) for some more information about what is actually going on during this configuration to make sure it suits your requirements. 
    The frequency of the signal to be measured should be at least twice as fast as the sample clock of your AI task.
    2.   You can indeed route the signal to all four tasks at the same time (you can refer to the Device Routes page in MAX to double-check routing restrictions).  The sampling will be synchronized provided the four counters are started before the AI task, but the counters will be armed at different times unless you configure an Arm Start Trigger (see page 7-45 of the X Series User Manual).  I would consider using the ai/StartTrigger if you wish to do this. 
    The effect of not arming the counters at the same time would be a different number of periods to average on each counter for the very first sample (assuming averaging is enabled).  This might not be a big concern but I just wanted to point it out.
    3.  The routes are available internal to the board so external routing isn't necessary, you can just specify to use the AI Sample clock for the clock of each counter and the routes will be made for you.  If you prefer to export the signal on a PFI line and route it back in on a different PFI line this option is also available to you but shouldn't be necessary.
    I hope this helps you get started.  I'd make sure to take a look at chapter 7 of the X Series User Manual if you get a chance since it describes how all of the counter configurations work in more detail.  If you have any related questions don't hesitate to post back.
    Best Regards,
    John
    Message Edited by John P on 12-01-2009 07:52 PM
    John Passiak

  • PCI-6229 Digital I/O sample clock problem

    Hi,
    I am using PCI-6229. I need to use digital output channel to generate 20KHz 30%duty cycle pulses.
    The datasheet shows DO sample clock frequency can be 1M Hz. But in may application, only 100KHzTimebase can work to generate. But acctually I need at least 200K Hz.
    Attached is the Vi I made. Can anyone help me with this problem?
    Thanks
    Solved!
    Go to Solution.
    Attachments:
    Digital pulse_DO Channel.vi ‏26 KB

    Hello All,
    I tried to modify the VI posted in this thread in order to aquire a digital signal with the PCI-6229. Sinc the frequency of the signal is below 1k i tried to devide the signal of ctr0 respectively of freqout by 8 or 16 since 6.25k or 12.5k sampling frequency would be more than enough for my purpose. By the way, when I am using the 100k timebase for the timing of the task the programm is working. Since i try to monitor up to 20 channels, the amount of data genereated is too much. Therefore I tried to use the modified VI.
    Sometimes, the VI works, but almost always, the DAQmx - Read VI doesn´t terminate.
    Has anybody an idea what i did wrong?
    Thank you for your assistance.
    Sincerely,
    Mirko
    Attachments:
    Digital pulse_DI Channel-1_mod.vi ‏32 KB

  • Sample clock of DAQ assistant

    I am using DAQ assistant to generate output voltage and another DAQ assistant to measure input voltage. I am to sepecify teh clock type for the two DAQs. I want the same clock type for both the DAQs so that the data from both DAqs are synchronized, that is run with the same clock. I m not using any external clock and want it software timing. I want to know if it is okay to select internal clock type for the output voltage DAQ assistant and then select external clock type for the input voltage DAQ assistant and select the clock source as the analog output sample clock?
    OR if i select the clock type as internal for both the DAQ assistants will the data be synchronized?

    Hi Amber,
    Analog Input is not retriggerable,
    meaning that once you stop the task you have to restart the entire task
    (including the analog output). But if you want to just stop displaying the data
    on the input channel, simply encase the Measurement
    output in a case structure with a Boolean control that you can click to update
    the graph or not.
    If that doesn’t work for what you’re
    trying to do, please give more details as to your overall application so the
    community can help answer your specific questions.
    Mark E.
    Precision DC Product Support Engineer
    National Instruments
    Digital Multimeters (DMMs) and LCR Meters
    Programmable Power Supplies and Source Measure Units
    Attachments:
    Not update voltage.png ‏5 KB

  • NI PCIe-6351 Count Edges Channel error on fast TTL - Multiple Sample Clock pulses were detected

    Hello,
    I am trying to use a PCIe-6351 to record the arrival times of a fast TTL pulse stream (generated by an Excilitas/Elmer Perkin APD). The TTL pulses are 2.5 volt amplitude, 20 ns duration, with a gauranteed dead time of 50 ns between pulses. I am trying to use the the Count Edges function, with the  100MhzTimebase as the input terminal and the input to counter 0 (PFI8) as the sample clock. After a few seconds of acquiring data at 100 Mhz, the application throws the following error (-201314):
    "Multiple Sample Clock pulses were detected within one period of the input signal"
    I had thought that because there is 50 ns dead time between pulses, multiple pulses would never arrive within a single clock cycle of the 100 Mhz timebase. Is there any way this might not be the case? Alternatively, is it possible that the counter is triggering on some jitter around the edges of the pulses? If so, is there any way to filter such high frequencies without losing the 20 ns pulses?
    I have read through the forums for similar problems with photon detectors, but have not been able to resolve this issue. Thank you for the help.
    Matthew Bakalar

    It sounds like the input signal is being detected as multiple edges.
    The PFI filtering feature on the X Series card likely isn't going to be suitable for you.  The minimum setting is actually exactly 20 ns, which should in theory guarantee a 20 ns pulse passing through.  However, if the signal is high for anything less than that there wouldn't be a guarantee (depending on the phase of the timebase relative to the rising edge of the signal)--considering rise times and that there is evidently a glitch in the signal itself, it probably isn't actually a continuous 20 ns high time by the time the DAQ card sees it.
    What you should do instead:
    Configure a second counter as a retriggerable counter output (single pulse).
    Use your external signal as the start trigger for this counter output task.
    Set the initial delay, high time, and low time for the counter output task all to 20 ns (the minimum).
    Use the internal output of the counter output task as the sample clock source for the original edge count task.
    The counter output will be triggered when it sees the external signal, wait 10-20 ns, then generate a 20 ns pulse.  If there is a glitch on the trigger line during this 30-40 ns that the output is generating, it will be ignored.  The counter output will be re-armed in time for the next pulse given the minimum dead time of 50 ns between pulses.
    Best Regards,
    John Passiak

  • Sample Clock from Numerical Position Output of Digital Encoder

    Hey everyone,
    I'm trying to sample a voltage (pressure inside an engine) with my NI USB-6212 against a rotary encoder position (crankshaft angle). For some brief background, I'm using a producer/consumer structure and my rotary encoder has proprietary VIs from the manufacture to interface. It's from US Digital and it's an HD25A. It makes the most sense to use my rotary encoder as a sample clock so I wind up with a sampled point of pressure data for each crankshaft angle. This makes it far easier to average pressure traces together and work with the data.
    I've found quite a few threads on this (links at the end of my post) but they all rely on having a pulse output from the digital encoder which is then wired into a counter input on their board. I don't have a pulse output, my encoder is outputting a numeric value between 0 and my chosen resolution (currently 3600, so 0 to 3599).
    My question is how can I take this changing numerical output and make a sample clock pulse for each time the value changes? Does this need to be turned into a task to use as a sample clock? I'm essentially using the data acquistion program from the example program Cont Acq&Graph Voltage-Ext Clk.vi.
    Thanks in advance for any help you can lend me and my apologies if I missed a prior thread on this topic. My search-fu wasn't able to turn anything up.
    Some relevant links I found, though I couldn't quite make enough sense of them to get the fog to lift:
    http://forums.ni.com/t5/Counter-Timer/How-to-reset-a-counter-on-external-signal-in-LabView/td-p/1521...
    https://decibel.ni.com/content/docs/DOC-12106
    http://ni.lithium.com/t5/Multifunction-DAQ/Rotary-encoder-data-acquired-simultaneously-with-analog-i...

    I don't think there is anyway you are going to make this work like you think you can.  The US digital encoders I have worked with and their VI's were based on reading the current encoder count through a serial port connection.  To do what you want, you are going to need to read the encoder every time the count changes.  At 216 kHz, a serial connection is not going to be able to do that.  Even if it could, you would essentially still have some latency between when the count changed and when the VI would be able to request a reading and get a response that showed the count had changed.
    You need to use an encoder that has a digital pulse output that you could use as a sample clock on a data acquisition card.

  • "External sample clock" and "Rate" for digital input acquisition

    Dear all,
    I want to acquire digital input (21 bits with external clock = 50 kHz) with a PCIe-6343 NI board. Using the  DAQ assistant under Labview, I selected the advanced timing with the sample clock time parametrized as External. However, it is also possible to select the Rate of the acquisition. In my case, i want to get the data at the rising edge of the external clock signal, so at a frequency of 50 kHz.  How can I do that ? I just need to put a Rate of 50 kHz ?
    thanks for your help.
    Cedric 

    Cedric,
    dddsdsds wrote: 
    [...]In my case, i want to get the data at the rising edge of the external clock signal, so at a frequency of 50 kHz.  How can I do that ?[...]
    You answered your question already. If you want to use an external clock, you have to configure the timing source of your task to be external. In order of proper buffer configuration, you should enter 50kHz as rate in addition to the external configuration, but this will not influence the speed of the acquisition (since it is "clocked" externally!)
    hope this helps,
    Norbert
    CEO: What exactly is stopping us from doing this?
    Expert: Geometry
    Marketing Manager: Just ignore it.

  • 9188 sample clock for Example VI

    Hi,
       I'm trying to run the Example VI: "Gen Event for Ext Signal" on Labview 10 with the NI cDAQ 9188. I'm getting an error (see below). I tried fixing this error by changing the code from "Hardware Timed Signal Point" to "Continuous" but then it seems my sample clock doesnt work. Any ideas what's going on?
    >>>>>>>>
    Error -200077 occurred at Property Node DAQmx Timing (arg 3) in DAQmx Timing (Sample Clock).vi:2->Gen Event for Ext Signal.vi
    Possible reason(s):
    Requested value is not a supported value for this property. The property value may be invalid because it conflicts with another property.
    Property: SampQuant.SampMode
    Requested Value: Hardware Timed Single Point
    You Can Select: Finite Samples, Continuous Samples
    Task Name: _unnamedTask<296B>
    >>>>>>>>>>

    Hi there roto,
    Does the following link help?
    NI-DAQmx Hardware-Timed Single Point Support for Oversample Clock Timed Devices: http://zone.ni.com/devzone/cda/pub/p/id/1325
    Best,
    Ryan C.
    Applications Engineer
    National Instruments

  • How to lock sampling frequency for 5673 and 5663

    Hello,
    In general I'm trying to lock transmitter and receiver together.  It seems easy to lock the carrier frequency, however no matter what I do, I seem to have a drift in my sampling frequency (on the order of 1ppm).
    Is the sampling clock in the 5663 digitizer tied to the same clock reference as the LO?  ... I didn't think I would need the TClk mechanism here since I don't care about delay ...
    Any thoughts are greatly apreciated.  Below are a few specifics.
    I'm using the 5673 as transitter and 5663 as receiver.  I've noticed the folowing:
    1. When each are using a 'Reference Clock Source' = OnboardClock I have a noticeable carrier offset at the receiver (eg 5.8 GHz carrier has  ~7 KHz offset) and this is fine.
    2. When each are using a 'Reference Clock Source' = PXI Clock, with the chassis physically tied, I see no noticeable carrier offset at the receiver.
    3. When 5673 is using 'Reference Clock Source' = OnboardClock, 5663 using 'Reference Clock Source' = ClkIn (ClkIn/Out physically tied), I see no noticeable carrier offset at the receiver.
    Solved!
    Go to Solution.

    Hi Clayton, 
    The digitizer sample clock time base source is different from the Reference Clock source. I've copied  a description below of the difference between the two from the digitizers help. 
    Clocking:Reference (Input) Clock Source:
    Specifies the input source for the PLL reference clock.
    Clocking: Sample Clock Timebase Source:
    Specifies the source of the sample clock timebase, which is the timebase used to control waveform sampling.
    Yes, the default configuration of the NI 5663 is for the NI 5652 to export its internal 10 MHz reference to the NI 5622 so that the NI 5622 and the NI 5652 devices are frequency-locked. The NI 5663 can also be configured to lock to an external (10MHz only) reference source. The NI 5663 can also be configured to lock to the PXI 10 MHz backplane clock. Locking to the PXI 10 MHz reference does not require a cable, but this configuration does not provide the same frequency and phase noise performance as the NI 5652 internal Reference clock. All of this information is provided in detail in the NI RF VSA Help. See the directory below:
    Regards,
    Travis Ann
    Customer Education Product Marketing Manager
    National Instruments

  • Sample Clocked Buffered Frequency Measurement

    I have a circuit board clock which I want to test.  The clock should output at ~12 MHz.  I'm using a USB-6343 and would like to use the Sample Clocked Buffered Frequency Measurement mentioned in the X series manual but am unclear on how to set it up.  I believe I need an external clock but am not sure if I can use this card to generate this clock and what rate I should use; but more generally I'm looking for an example on how to set up this measurement in LabVIEW using DAQmx.
    In the end I'd like to get an accurate average measurement of the clock frequency over ~1 second if possible and am willing to use whatever method would best work with the 6343 card.
    Thanks in advance

    Hi Gollum,
    There's a few examples that you could take a look at that come packaged with LabVIEW. If you open the NI Example Finder  (Help » Find Examples), then in the Browse tab click the following: Hardware Input and Output » DAQmx » Counter Input.  In there we have a few examples on how to read in the frequency using DAQmx calls.  The property that is mentioned in the Sample Clocked Buffered Frequency Measurement (CI.Freq.EnableAveraging) can be located using the following method:
    In LabVIEW go to View » Class Browser, when the Class Browser window open, for Object Library choose DAQmx and for Class choose DAQmx Channel.  In Properties & Methods expand the following: Properties » Counter Input » Frequency » Measurement Specifications » Enable Averaging.  The Class Browser can be used to find several property nodes, and is very useful.  You can play around and find various properties that can be changed in there.
    Hopefully this helps.  
    Matt S.
    Industrial Communications Product Support Engineer
    National Instruments

  • PCI-6281 How to use80 mHZ timebase for A/d and D/A sample clocks

    Does anyone know how to use the 80 mHZ internal clock as the timebase for my A/D and D/A sample clocks rather than the default 20 mHZ timebase?
    I am using straight NI-DAQmx version 8.3 with C code. No Lab View, no Measurement Studio.
    I have an application which uses the D/A to generate a sequence that is collected by the A/D.  The D/A is clocked out at an integral multiple of the A/D clock.  In order to maintain this integral relationship I can only use a limited set of Sample Clock Timebase Divisor pairs (as returned by DAQmxGetSampClkTimebaseDiv).  This means that am further from my desired base frequency than normal.  For example, using the degault 20 mHZ timebase, if I want a 2000 hz center fequency, the closest I can get is 2003.205 hz.
    I cannot find anyway to use the 80 mHZ internal clock as the timebase for my A/D and D/A sample clocks.  If I could, it would be possible to get closer to my desired center frequency.

    Post is responded to in the multifunction DAQ forumn.
    PCI-6281 How to use80 mHZ timebase for A/d and D/A sample clocks
    Have a good one.
    Michael D
    Applications Engineering
    National Instruments

  • Wait for Next Sample Clock error, or 'How do I put this VI on a diet'?

    Hello!
    In the attached VI I've been running since June, I have all the functionality I need.  No questions there at all, thanks to much time and help from this board!
    My nagging problem is that any time I use the PC for other minor tasks other than Labview, it will display the following error:
    209802 occurred at DAQmx Wait For Next Sample Clock.vi:1
    A search earlier in the month indicated that it could have been a result of my old and outdated PC; I've since replaced it with a brand-new dell dimension 1100.  Celeron 2.53ghz with 1.00gb of ram.  Should be enough to service Labview and other minor tasks (automatic antivirus updating and also maintenance tasks).  However, any time any other program opens or even if the screen is scrolled around on Labview quickly, I get that same error.
    Resource usage when idle, with nothing but this VI running is 5-10%, all labview.  Upon scrolling the VI, it quickly jumps to the 58-60% and above mark and soon throws that error.
    I know that there's a lot of code here that can be cleaner--I know that even though it's functioning correctly, there could be a less resource-hogging way to go about it.  Can anyone give me any suggestions on how to make this VI a little 'lighter'?
    Thanks so much in advance,
    Ralph
    Still confused after 8 years.
    Attachments:
    Currently Running 063006.vi ‏899 KB

    Hi Ralph,
    The wait.vi waits until the amount of time has passed. While the wait on next ms.vi uses some kind of quotient and remainder on the computer time until the remainder passed zero.
    In this way you can synchronize 2 loops, and somehow it is less time-consuming. The only difference you will see is in the first run!
    There you see a smaller amount of time:
    Message Edited by TonP on 10-04-2006 04:21 PM
    Free Code Capture Tool! Version 2.1.3 with comments, web-upload, back-save and snippets!
    Nederlandse LabVIEW user groep www.lvug.nl
    My LabVIEW Ideas
    LabVIEW, programming like it should be!
    Attachments:
    Example_BD.png ‏2 KB

  • Can I use a substitute for the Sample Clock?

    I have three different analog inputs coming from one device (PCI-6221).  Two inputs are running at the same sample rate while the third needs a faster sample rate and a trigger.  I have these seperated as two seperate tasks but my problem is they both use the sample clock.  Can I use a substitute for the sample clock on the third channel?
    I am running LabVIEW 8.2 on Windows XP.
    Thanks in advance for your help.
    Ron Deavers, CLD

    Hi programmindragon,
    I understand you are trying to
    configure your PCI-6221 to sample on multiple channels, while having
    different rates and triggers for the channels. Unfortunately, you can
    only configure one analog input task to run at once and all the channels in
    the task must share the same configurations, including the sample clock
    and trigger. This is due to the fact that all the channels are
    multiplexed to a single amplifier and ADC on the device. Thus, you will
    not be able to configure the two inputs at one rate and use a different
    clock rate and trigger for the third input. Is it possible to sample at the
    maximum rate on all channels and decimate the data that you don't need on the certain
    channels, as well as share the same type of triggering? Hopefully you will be able to run your application with the same configuration across multiple channels, otherwise you may need multiple DAQ devices. Please let me know if you have any further questions related to this issue.
    Regards,
    Daniel S.
    National Instruments

Maybe you are looking for

  • Error when re-deploy WLS in Jdeveloper 11g v.11.1.1.2.0 on Mac OSX

    Hi, Would appreciate if anyone can help me for the following issue:- After installed JDeveloper 11g v.11.1.1.2.0 on Mac OSX by following:- http://blogs.oracle.com/shay/2009/04/installing_jdeveloper_11g_on_m.html http://www.oracle.com/technology/produ

  • Oracle 8.1.5

    The strangest thing is that Oracle 8.1.5 installs on pentium 4 but 8.1.6 and 8.1.7 don't .

  • Basic doubt about Primary Keys/Foreign Keys in Oracle Tables

    Hi, I have a doubt whether Primary Keys/Foreign Keys are allowed in Oracle or not. I have been informed that Oracle does not encourage having Primary Keys/Foreign keys in its database tables. Instead it urges users to have unique constraints on the r

  • Copy Parent and its children records

    Hello: I have a requirement to implement the "deep copy" functionality i.e. copy Opportunity and its children records including Contact, Opportunity Product Revenue etc. Can this be accomplished with the weblink, web services or any other options? I

  • Convertion of byte array in UTF-8 to GSM character set.

    I want to convert byte array in UTF-8 to GSM character set. Please advice How can I do that?