Accessing the 40MHz clock on the PXI-7831R FPGA Module

How do you access the 40MHz clock on the PXI-7831R FPGA Module?
I'm trying to the FPGA to do RS-422 communication with UART and HDLC protocols. I want to divide the clock signal to generate the necessary baud rates. I've downloaded the FPGA serial examples as a start, but I'm looking for a direct connection to the 40MHz signal.
I'm Using LabVIEW 7.1 and FPGA Module 1.1 with the LabVIEW Embedded Project Structure.

settlesj,
If you are looking to have access to a 40MHz digital signal,  it is possible to generate and acquire one using 7831R and LabVIEW FPGA module.  To do this you would need to take advantage of the different compile speeds available with the FPGA module. The available compile clock frequencys are: 40MHz, 80MHz, 120MHz, 160MHz, 200MHz
For example to generate a 40MHz pulse train you could compile with 80MHz clock frequency (2 clock pulses are needed for a square wave period).
You will have to be careful when generating code because compiling with a clock frequency higher than the default one (40MHz) could give compile errors in some cases. These errors could happen more frequently if the code is more complex and needs more time to be executed.
I have attached an example program that generates a 40 MHz signal on a digital line.  From there you could divide down the clock rate to which ever specified baud rates you needed.  As a side not the LabVIEW FPGA 8.0 Module added the ability to derive additional clocks from FPGA base clocks in a LabVIEW project.  Hope this helps.
Steven B.
Attachments:
Test40MHz.zip ‏57 KB

Similar Messages

  • Does the PXI-7831R FPGA have onboard anti-aliasing filters for AI?

    Dear Forums,
    Apologies for the simple question but the docs do not speak to this question explicitly:
    Do the analog input lines on the 7831R FPGA module have any kind of on-board anti-aliasing?
    Thanks,
    Casimir 
    Solved!
    Go to Solution.

    No
    Stu McFarlane
    Viewpoint Systems, Inc.

  • Should I raise the base clock or the multiplier?

    I have Intel Core i7 875k
    I can reach 4.2Ghz by either raising the multipliers or by raising the base clock
    I do prefer to just raise the multiplier since the rest of my system doesn't runs under any extra stress
    However, today I read:
    We also prefer to use the Base Clock rather than the CPU multiplier when overclocking CPUs. Increasing the Base Clock increases the amount of bandwidth between the CPU and the rest of the system, yielding greater performance for the same overall CPU frequency.
    Is that true?
    and if it's true, is there a big or a small difference?
    I am not sure how big of a difference it will make to run a CPU at 4.2Ghz by either using multipliers or base clock

    I run Prime95 and Adobe Premiere CS5 to test stability
    With Adobe Premiere CS5 I can have a good idea of how fast the CPU is
    Can you tell me which is the best software to test the CPU speed?
    I'd like to see some numbers, then I'll get a better idea of what I'm doing

  • Scanning of analog inputs in PXI 7831R FPGA

    Hi all,
    I am new to Labview FPGA Module. I am using Labview 7.1.1 and Labview FPGA Module 1.1 . I am using PXI 7831R FPGA Card.
    I developed a program which is used to scan analog Inputs with given scan rate for given scan duration. I gave input as pulse signal with 1Sec period and 2 V amplitude.
    If I scan one analog Input with 10ms scan rate for 1000ms scan duration I am getting correct values. But if I use 2 or more analong signals to scan at the same time then I am getting Multiple of periods. And also If I increase or decrease scan rate I am getting strange values. Could any body please check my code and help me.
    Thanks in Advance.
    Regards,
    Sashi
    Attachments:
    AnlogIn_FPGA.zip ‏247 KB

    customise your front panel with advanced picture creation metods
    Attachments:
    SUF.ctl ‏20 KB

  • Changing the PC clock affects the Timer behvior

    It seems that the class Timer , is sensitive to clock changes.
    Looking at the code, It seems that it compares 'currenTime' with 'nextExecutionTime', while 'currentTime' is taken from System.currentTimeInMillis(), which is the number of milliSeconds since epoch (1970).
    I did a simple test: I created a Timer, scheduled 2 tasks to it, the first 2 minutes ahead, and the next 4 minutes ahead. After the tasks were scheduled, I changed the PC clock by setting it 5 minutes ahead. The result was that both tasks were executed after 5 minutes.
    a normal programmer would say that trigger a timer should not be affected by external events such as clock change ?!

    Guys - you are missing the point.Not at all.
    I am not
    interesting in knowing the time, I am just seeking a
    TIMER mechanismThe only timer mechanism available to you is to check the system clock, check it again later, and compute the difference.
    , for example for executing a periodic
    operations. Such a TIMER should not be sensitive to
    clock changing, That would require that the computer have a second hardware clock, one that is just always monotonically increasing and that can't be changed, and of course Java would have to have access to it.
    As far as I know, most computers don't have such hardware.

  • Does the alarm clock drain the iPhone 4 battery?

    My iPhone 4 battery drains overnight and I was wondering if the alarm clock has something to do with it. If this is not the case, is there a way to not have the battery drain overnight?
    Please let me know of anything you know to conserve battery life as much as possible.
    _

    Leaving it overnight without charging will use small amount of battery. Reason is that it is still connected to a 3G network which draws some power to maintain a good reception. Anything not in sleep mode will use some battery.
    To conserve battery life as much, just keep it in the charger overnight. It will not harm the battery as when the phone is fully charged, the charging stops.
    I normally keep my phone in my charger when I'm home, but when I go out somewhere I unplug it.

  • Using the Alarm clock -- does the ipod need to be on the charger?

    Does the ipod (touch 4g) have to be on the charger in order for the alarm clock to work?
    Or does the ipod "awake" from the off position and sound the alarm?

    The alarm will work if the iPod is asleep (screen goes black automatically after set period of inactivity or you momentarily press the power button and you have to slide to unlock). However, if you power it off (hold power until power off slider appears and you slide it) it will not alarm.

  • 13MHz synchronous serial PXI-7831R FPGA

    Hi,
    Have a requirement to emulate a slave synchronous serial interface (similar to SPI) at a rate of 13Mbps.  Does this seem feasible using a RIO PXI-7831R?

    jimhar8 hello.
    I am not very familiar with the slave synchronous serial interface, however, take a look at the following links that talk about implementing SPI.
    Reading an SPI Interface with Compact RIO
    SPI Communication in LabVIEW FPGA
    Efosa O.
    NIAE

  • How do I set the alarm clock on the air SA10

    Sony air -SA 10

    I'd say get a new roommate. 
    Barring that, record your voice, create a ringtone with it and sync it to his phone.  Google for how to create ringtones... there are dozens of easy, free ways to do this.  There are also a few apps that do this.

  • Is it possible to decimate or divide down the internal clock PXI 5105

    Hi,
    Is it possible to decimate or divide down the internal clock of a PXI 5105 ?
    Thank you
    Heidar

    Hi everybody,
    I come back to you because I have an other problem.
    I already have one digitizer PXI 5105 in a PXIe 1073 chassis and I am planning to buy an other PXI 5105.
    I will use an external trigger and external clock for my set up but the problem is that there is only 1 input (PFI 1) on each card.
    It means I will use the PFI 1 on card 1 for the external clock and PFI 1 on card 2 for external trig (I will use the 16 channels for my application).
    We can share signals thanks to Export signal.vi so I tried for the trigger to export to PXI trigger line 0 (I put this vi after Digital trigger.vi ), it seems to work good (I do not have any errors).
    But when I try to share the external clock I have an error like "Exporting a decimated sampling clock is not supported by this device."
    So my question is : Is it possible to share the external clock via the chassis's backplane to synchronize both cards?
    Thank you in advance for your answers

  • How to use 20 MHz clock of the 6602 Timing card on other boards?

    Hello,
    I have a 1042 PXI with 6602 timing card and several other boards including 6534 Digital I/O board and 5122 Digitizer.
    I want these boards (6534 and 5122) to use the 20 MHz clock of the 6602 board as their Sample Clock.
    But when I set "/TimingIO/20MHzTimebase" as the source of the Sample Clock for the 6534 board I get the following error sometimes (sometimes everything works fine) :
    """Error -200621 occurred at DAQmx Wait Until Done.vi:2
    Onboard device memory underflow. Because of system and/or bus-bandwidth limitations, the driver could not write data to the device fast enough to keep up with the device output rate. Reduce your sample rate, or reduce the number of programs your computer is executing concurrently. """
    When I use "OnboardClock" as the source of the Sample Clock for 6534 I never get this message. I tell 6534 to use 6602's 20 MHZ clock by connecting
    "/TimingIO/20MHzTimebase" terminal to the appropriate input of the
    "Sample Clock vi" in the 6534's task. Output rate of the 6534 that I use is (much) less than 1 MHz.
    Could somebody explain the source/reason of the error message above? It seems like 6534 can not use 6602's 20 MHz clock though it has 20 MHz oscillator itself...
    Is there a way to use 20 MHz clock of the 6602 for 6534?
    Thanks in advance!

    Hi Ampm,
    The two answers are related to each of the answers:
    1) In this knowledgebase we can see that actually the 6602 cannot
    export his clock into PXI_Star. Since your digitizer cannot received but from
    this line, we need to find a different solution (see below).
    2) PXI_Star is actually a signal and should be named something
    like this “/Slot5/PXI_Star”. Make sure you PXI chassis is configured in MAX.
    There are two possible approaches:
    1)     
    I would suggest to PLL all
    clocks to the PXI 10 MHz clock. This takes full advantage of the hardware you
    have.
    2)     
    Export the 6602 20 MHz clock
    on a front panel PFI line and externally connect it to the CLK IN of the 5122.
    Good luck,
    Gerardo O.
    RF Systems Engineering
    National Instruments

  • How do I set the master clock output frequency on the PCI-1424?

    I want to use the master clock to generate the pixel clock to the imaging chip.

    Hi,
    We have tried everything to be able to set the Master Clock Frequency (please confirm pins 89 and 90 on the 100 pin connector). Everything we try including opening NI supplied camera files sets the Master clock to 40MHz.
    You're code however does do something, the Master clock frequency is set to 5MHz when we open a camera file with your code included. All the attributes show up in MaX but changing the values from Max has no effect, and the frequency remains at 5MHz. We undertake an apply and snap after each change of value with no effect.
    Am I missing something as the command OnBoardClock is supposed to be used to set the Master Clock Frequency, but you don't use that in your text at all. I would appreciate an explanation of the text yo
    u use, if you have the time, as I cannot find any reference to how the software knows what "Frame Grabber Clock" is.
    Thank you in advance for your help.
    Andy

  • What is the max sample clock using the Shielded Single-Ended Flying-Lead Cable

    Hi
    What are the max practical limits for the sample clock using the Shielded Single-Ended Flying-Lead Cable?
    I am playing with the Labview embedded example "Dynamic Generation and Acquisition Source Synchronou.vi" using the Shielded Single-Ended Flying-Lead Cable and the PXIe-6556.
    This example write in the channels 0-7 and read in the channels 7-15.
    It also export the sample clock and data active event so we have a "Source Synchronous"
    I change the original example to set the input impedance to 50ohm and VH and VL voltatages.Write 3.3V - 0V and read 0.5V 0.3V.
    The problem is the signal integrity at higher frequencies. Please see the picture attached.
    Sample clock 30MHz
    50MHz
    70MHz
    90MHz
    Error: PLL could not phase-lock to the external reference clock.

    Hello engfpe,
    According Hardware manual the Maximum Sample Clock rate is 200 MHz.
    http://www.ni.com/datasheet/pdf/en/ds-421
    Is not clear for me if your error message was received on LabVIEW or on your Agilent Scope, and I don´t know your Agilent Scopes specifications. Neither I don´t know what exactly you are trying to generate, maybe if yo ucan clarify more your application and your issue I can help you more.
    Best regards,

  • Can you lock the SPDIF IN of the MBP to an external SPDIF clock?

    I've read a lot of inconclusive posts about this. Can it be done?
    The corollary question of course is: can the SPDIF OUT of the MBP sync to a clock at the SPDIF input?
    Can both input and output lock to an external SPDIF clock?
    TIA

    Qzxptl wrote:
    OK: once more into the breach... BTW, I really appreciate the followups Pancenter.
    Heh... sorry if I misunderstood any of this.
    This is the setup:
    - The RME Digiface is synced to another device via ADAT Optical sync; it's set up as a slave to that sync signal.
    - The Digiface SPDIF Optical (not ADAT: it IS set to SPDIF) out to MBP optical In.
    - The Macbook Pro Optical out to Digiface SPDIF Optical In.
    But now you have two different clock INPUTS into the Digiface, in fact you are looping the clock signal back in. Even though you have the RME Digiface set to ADAT sync input you are still receivng clock input at s/pdif. You can't have Two Inputs receiving digital clock as there is only ONE clock per device. This setup will not work as "a device receiving digital IN must lock to external that incoming clock." (unless of course there's separate wordclock for all devices)
    This sounds similar to the infamous MIDI Y cable I invented in 1985, the one that didn't work!
    Unplug the s/pdif out of the Macbook into the RME.
    Of course the Digiface settles down, right?
    - I can get audio into the MBP this way, no problem.
    - I can get audio out of the MBP this way, no problem.
    HOWEVER: the SPDIF sync on the DIGIFACE preferences keeps switching between "Sync" and "Lock" every 20 seconds or so indicating that the signal is not perfectly locked to the Digiface clock.
    The Digiface clock is nonexistent as it's clock is running off of ADAT clock, whatever that external device is. There is not a separate s/pdif clock output on the Digiface... it's the ADAT clock.
    pancenter-

  • How to output the digital clock and synchronization signal from the NI USB-6211

    Hello,
    I need to connect the NI USB-6211 to control a digital to analog convertor chip (AD5541). However, this chip requires three input signals :1) Clock input, 2) Logic input or a synchronization signal  and 3) Signal Serial Data input (CS, SCLK, DIN).
    how to output the digital clock and the synchronization signal from the NI USB-6211?

    Hi SaberSaber,
    You should be able to use the counters to generate a pulse train that could be used for clock and synch purposes.  
    Hope this helps.  Let us know if you have more questions.  
    Dave C.
    Applications Engineer
    National Instruments

Maybe you are looking for