DIO Pattern with external clock

I use Pattern Input with external clock, I only wire external clock to REQ pin, I see how frecuency vary, but I do not receive data but the one that was latched last time, Do I need to wire something else in order to receive correct and continuos data? I think I just need a singnal to get data latched every time I require trought external clock. What do I have to do to get my application running?

It sounds as though you are using a NI-653X data acquisition board to perform Pattern Input. When performing Pattern Input, data is transferred upon the rising or falling edge (user configurable) of each clock pulse. This clock signal can be externally provided or internally generated. To use an external clock signal of up to 20MHz, simply connect the signal to the REQ pin as you are doing.
I recommend trying a LabVIEW shipping example already set up to do pattern input. The particular example I am thinking of gives you the option to try either an internal clock or provide an external clock. I would recommend trying each option. I do not know which version of LabVIEW you have but will provide the path to the example in LabVIEW 7; the path is very simi
lar in earlier versions of LabVIEW:
Help >> Find Examples >> Hardware Input and Output >> DAQ >> Digital Input and Output >> 653x >> Cont Pattern Input.vi
I hope this helps!
Sonya

Similar Messages

  • Single Pulse Width with External Clock

    I am trying to setup a 6602 counter for a single (non-buffered) pulse width measurement with an external clock. Under normal testing, the unit under test will provide the pulses, I need to measure the number of pulses during different time periods (1, 60, and 300 seconds). I want to do a pulse width measurement and I'll supply the gate signal pulse to the counter for the specific time needed.
    Under normal operation, the unit under test is wired into the counter's source and the pulse is wired into the gate.  For testing purposes I am using a BNC-2121. I have the counter's source wired to the Adjustable Square Wave Output and the gate wired to the Trigger output.
    Here is my C++ code. I am getting a timeout error on the read and I don't know why. Any help would be appreciated.
       //Create Task
       DAQmxCreateTask( "task1", taskHandle );
       //Create Pulse Width Channel
       DAQmxCreateCIPulseWidthChan( taskHandle,              // TaskHandle
                                                      ​  szCtrName.c_str(),     // Counter Name
                                                      ​  "",                             // Channel Name
                                                      dMin,                          // Min Value
                                                      dMax,                         // Max Value
                                                      DAQmx_Val_Ticks,     // Units
                                                      DAQmx_Val_Rising,    // Gate Edge
                                                      "" );                            // Scale Name
       //Set the Pulse Width Terminal to the gate signal
       DAQmxSetCIPulseWidthTerm( taskHandle,          // TaskHandle
                                                     "",                       // Channel
                                                     "/CTR2/PFI38" );  // Terminal
       //Set the Timebase Src to the counter's source
       DAQmxSetCICtrTimebaseSrc( taskHandle,         // TaskHandle
                                                    "",                       // Channel
                                                    "/CTR2/PFI39" );   // Terminal
       //Start Task
       DAQmxStartTask( taskHandle );
      //***Send pulse to gate counter***
       //Read Counter
       DAQmxReadCounterU32( taskHandle,                      // Task Handle
                                              DAQmx_Val_Auto,           // Num Samps to Read
                                              10,                                  // Timeout
                                              ulBuffer,                           // Read Buffer
                                              1000,                               // Buffer Size
                                              &lSampsRead,                 // Num Samps Read
                                              NULL );                            // Reserved

    I've setup a pulse width task in NI-MAX using the onboard clock and everything worked fine, so I know the hardware is working.
    My unit under test is providing the pulses (from gyros) I need to measure. The pulses indicate the position of the unit so there are X, Y and Z axis gyros. I need to measure these pulses for specific periods of time (1, 60, and 300 seconds). For example during the 1 second measurement, the X and Y gyros should measure zero pulses and the Z axis should measure 515 gyros. During a 300 second measurement the X and Y gyros should measure < 60 and the Z axis should measure 30800.
    So the gyro pulses are wired to the counter input and I am using a DIO channel from NI-6508 to provide the gate pulse. The gate signal will be high for either 1, 60, or 300 seconds depending on the test. The gyro pulses are essentially the external clock to the counter. I want to count the gyro pulses during the pulse of the gate (DIO).
    To simplify the setup, I connected to BNC-2121 directly to the card. I have the adjustable clock output going to the counter input of ctr0 and the trigger signal going to the gate of ctr0. Once the task has been started and before the read ( I had a breakpoint set in the code), I would press the trigger button on the BNC-2121 and hold for approx. 1 second. I then execute the Read statement, and I always get a timeout. From my experience working with NI, I'm guessing I don't have a channel property set correctly, but its not obvious to me and I can't find an example to do exactly what I'm trying to do.
    The CTR2 designation in the code was the object name of the card. I have two 6602 cards in my chassis. I was using ctr0 of the second counter card, so PFI38/39 was correct.
    Again, any help would be appreciated.

  • Jitter of output digital waveform with external clock

    Hi,
    I need to generate digital waveform with 20 bits pattern * 1000 times. Digital waveform must be sync with 1 MHz external clock.
    It is not big deal.
    But there is additional requirement that digital waveform has jitter < 200 ps. It can be delayed for couple ns but it must be very stable.
    Can anyone point me on that parameter? Or share your expirience?
    Thanks!

    Hi Andrei,
    Tph on figure 3 is defined as tp - 2.2ns as we discussed earlier. The data jitter, along with channel to channel skew, is already taken into account. We don't specifically spec the data jitter since we have made this calculate for you. It is safe to say that the data jitter involved in tph is less than 200 ps however this is not a standard spec we provide.
    As for additional board recommendations, what is your application? The 6562 is designed for LVDS applications. The 655x series is highly recommended for high speed TTL based applications. If you reference the 655x manual you will notice similar or better specifications in regards to setup and hold times, which again already take into account data jitter and skew.
    I am curious as to why you would like the specific values documented. We provide the current specifications so that you do not have to use the individual statistics to calculate numerics such as the setup and hold times. Is there something specific you are trying to do here? You mentioned a simple example earlier, what is your actual application?
    Regards,
    Chris Behnke
    Sr. RF Engineer
    High Frequency Measurements

  • Reading digital port with external clock at maximum speed

    I have a PCI-6509. I am programming a fast loop to read 32 bits values from the digital input using an external clock ( injected into one of the card pin inputs )
    The environment is Windows2000 + Visual C++ .
    basically I am doing
     DAQmxErrChk (DAQmxCreateTask("",&taskHandle));
     DAQmxErrChk (DAQmxCreateDIChan(taskHandle,"Dev1/port0:3","",DAQmx_Val_ChanForAllLines));
     DAQmxErrChk (DAQmxSetSampTimingType(taskHandle,DAQmx_Val_ChangeDetection));
     DAQmxErrChk (DAQmxCfgChangeDetectionTiming (taskHandle,"/Dev1/port5/line4:4", NULL, DAQmx_Val_FiniteSamps  , sampsRequested));
     DAQmxErrChk (DAQmxStartTask(taskHandle));
     getSystemTime...
     DAQmxErrChk (DAQmxReadDigitalU32(taskHandle,-1,-1,DAQmx_Val_GroupByChannel,data,sampsRequested,&sampsRead,NULL));
     getSystemTime...
    I pass a data buffer big enought to hold the number of samples I am requesting ( for example 10000 of uInt32 ).
    It works fine. I get my values but the speed I get is only around 10 KHz.
    I print the system time before and after the call to DAQmxReadDigitalU32 as you can see from the above code. 
    This makes no sense because my external clock in ,"/Dev1/port5/line4:4" (as selected on the ChangeDetectionTiming call) runs at 2.0 MHz.
    Could someone tell me what parameters I have to pass to this sequence of NI DAQ functions calls in order to really read at the speed of my external clock?
    many thanks in advance,
    Roberto AButer.
    Note :
    I am going desperate with the web pages, documentation , online helps and the pletora of products and so on.
    I did pay to NI a considerable amount of money for the card , the labview software etc and I just want to do the simplest 20 lines C program to read my digital signal at the speed is being injected. Should that be that difficult????

    Hello caca,
    the board you are using is specified as a static IO board. That means it was not constructed to do highspeed DIO operations.
    You cannot use a hardware clock to time your input and output
    operations, so you have to use a software timing or, as you chose, the
    change detection interrupt. But the maximum speed you can archieve
    doing this, is somewhat limited of course.
    Check this thread for some more information.
    Ingo Schumacher
    Systems Engineer Sound&VibrationNational Instruments Germany

  • Driving DO lines with external clock wired to PFI lines

    Hi all,
    I have few issues understanding how to use hardware timing resources in M series USB6229, with particular focus on DO. I have read last couple of day all google offered on the subject but I am still straggling with some basic tasks. To cut the story short, the 1e6 dollar question:  can I set up 7 independent DO lines where (different tasks or virtual channels) where lines use same hardware timing source (eg, freqout or CO0 set to ~10kHz sampling time routed to PFI0).
    Note: the reason I need 7 independent lines and not a port output (which would be obvious solution) is because I need to have (vastly) different number of samples and for each line.
    Follow up question regarding timing: As I understood, any of PFI ports could be used and a input to the external clock which could be used to drive DO line(s) samples. I have tried to generate one DO, eg. P0\line4 by using CO0 to generate 10kHz sample rate.  The signal on the line4 is pulse with frequency of few Hz which I routed to PF6 (with actual wire) in hope to use this signal as a clock for line5. I tried this but I am receiving errors about "resources in use"
    Possible reason(s):
    Specified route cannot be satisfied, because it requires resources that are currently in use by another route.
    Property: SampClk.Src
    Property: SampClk.ActiveEdge
    Source Device: USB-6229
    Source Terminal: PFI6
    Required Resources in Use by
    Task Name: _unnamedTask<7B>
    Source Device: USB-6229
    Source Terminal: PFI4
    Destination Device: USB-6229
    Destination Terminal: do/SampleClock
    Task Name: _unnamedTask<79>
     Apparently, many of internal clocks are routed internally to different PFI lines which mean the lines are occupied resource, and I do not know how to solve this.
    I wanted to ask you does this principle sound as something that should work and if you know about some examples that would be excellent.   
    Any help would be greatly appreciated.
    Cheers, Nenad

    > To cut the story short, the 1e6 dollar question:  can I set up 7 independent DO lines where (different tasks or virtual channels) where lines use same hardware timing source (eg, freqout or CO0 set to ~10kHz sampling time routed to PFI0).
    No, you can't. The USB-6229 has a single digital output FIFO which can only be used by one task at a time.
    > Note: the reason I need 7 independent lines and not a port output (which would be obvious solution) is because I need to have (vastly) different number of samples and for each line.
    It should be possible to generate all seven signals with a single task by generating a waveform that includes all seven signals. If the signals repeat at different rates or you need to start/stop them independently, you will have to disable regeneration and continuously generate new waveform segments on the fly. Continuous Write Digital Port - External Clock - Non Regeneration should be a good starting point for the DAQmx programming, but actually generating the data is likely to be the challenging part.
    Brad
    Brad Keryan
    NI R&D

  • Ni5640R sync with external clock

    Hi,
    I have a highly stable 10MHz sine source, and I need to phase-lock NI5640R's internal 200MHz generator to it.
    I don't really understand half of the parameters in "Config Timebase". Any advice on how to do this?

    As I understand it, in:
    CDC Clock Source tab:
    * Clock Source = VCXO, since I need not external clock, but internal oscillator locked on external signal
    VCXO tab:
    * VCXO Control = PLL, since VCXO frequency will be controlled by external clock via PLL
    * VCXO Enable = ON, obviously
    Reference tab:
    * RTSI Ext Ref Enable = OFF
    * SMB Ext Ref Enable = ON, since this is the external signal source
    * Clk100 Ref Enable = OFF
    * RTSI(7) Direction = OFF, don't know what it is, but doesn't seem relevant
    PLL tab:
    * Ref Delay = 0ps, I only care about phase stability at the moment, so delay is not relevant
    * VCXO Delay = 0ps, same here
    * Ref Divider = 10, this divides 10MHz external reference to get 1MHz
    * VCXO Divider = 200, this divides 200MHz internal generator to get 1MHz, then both 1MHz freq's are synchronized
    * CP Current = 2.5mA, but I have no idea what this does
    * CP Enable = NO, no idea
    * CP Invert = NO, no idea
    * PFD Pulse Width = 1500ps, (CDC7005 datasheet states, that PFD pulse is something that improves spurious suppression) I have no idea how wide the PFD pulse should be, I guess it depends on external source quality
    * Lock Detect Window = 1.2ns, as I understand it, PLL is considered locked when rising edge of controlled signal of is in this window, so smaller window means less jitter
    Routing tab:
    * PLL Feedback Channel = Y2, this is by default, I don't know if this should be touched. This is also a bit confusing, since the choice is between [Y0, Y1, Y2, Y3, Y4, Y3, Y3, Y3]. I wonder how these Y3's are different?
    * Y0 (ADC0) Division = divide by 2, Y0 Enable = YES, I see no need to modify this
    * Y1 (ADC1) Division = divide by 2, Y1 Enable = YES, same here
    * Y2 (DAC0) Division = divide by 2, Y2 Enable = YES, same here
    * Y3 (DAC1) Division = divide by 2, Y3 Enable = YES, same here
    * Y4 (RTSI Ref) Division = divide by 2, Y4 Enable = YES, same here
    Misc tab:
    * OPA Enable = FALSE, OPA is a enable/disable control for amplifier. I'm not really sure about what it does and if this is even connected in NI5640R, default is off
    * Enable Ext Ref R = FALSE, may be something related to what I need, by default it is off
    * Hold = FALSE, as I understand, when this is enabled, PLL tries to maintain lock when missing reference cycle, probably may be used for clock extraction from serial data stream. for this application it's not necessary
    * NPD = TRUE, according to CDC7005 datasheet, NPD is asynchronous power down, and should be held high
    * NRESET = TRUE, asynchronous reset signal, should be held high
    * Bandgap Enable = TRUE, not sure what bandgap is, and I don't think it's relevant
    External tab:
    * HW NPD = TRUE, should be hardware power down
    * HW NRESET = TRUE, hardware reset

  • External clocking proble with NI-DAQ 6534 after driver upgrade

    Hello newsgroup,
    I've got a Problem with a pattern generation using the NI-DAQ 6534.
    I'm using it in 32 Bit Output mode with external clocking.
    After changing the PC and the OS from a P II 333 Mhz running Win98
    to a P 4 1,8 GHz running WinXP Pro the use of new drivers was nessasary,
    because the old driver doesen't work at all. The following problem occurs
    by using actual driver: Using my old programm external clocking doesen't
    work anymore, but internal clocking works fine. I'm using C++ not Labview.
    I'm not shure if this is the right newsgroup for my problem. If not please
    give me a hint were it belongs to.
    Regards
    Michael

    Michael:
    What version of NI DAQ did you have? What version did you upgrade to? Is your 6534 a PCI board or is it an AT/ISA based device? Have you changed your code at all? You code should be fully compatible with a new version of NI-DAQ... Please provide more exact details of the problem so I can help futher. Are you getting errors or is it just not working?
    Sincerely,
    Brooks B
    Applications Engineer
    National Instruments

  • Processor 2.6 Bus 800 shows at XP with 200 External Clock

    Hi ,
    I have a Pentium4 2.6MHZBus 800, 256MB DDR Bus 400, MotherBoard MSI 865PE Neo2,HD MAXTOR 80G ,VGA GeoForce 4 8X G.Ward 128MB DDR
    I upgrade the bios version to the latest 1.9 the i run "LOAD HIGHST PREFORMANCE
    But : at the windows XP with SP1 i found the software with read the system configuration ..reading my processor with External clock "200"
    Does it show the right ?
    OR should it be shown As "800"
    By the way the OverClocking on the setup is disabled
    Can i use overclocking here? to what range?
    Advice please
    Thanks in Advace

    Hi Wonkanoby,
        Im little bit confuse , how can I get the optimum performace of FSB 800 of my processor ? Below is my CPU-Z report and my Computer Specs
    Intel P4 2.6Ghz HT  @ 2.9Ghz
    MSI 865PE Neo2
    Geforce FX5200 128MB DDR
    80Gig Seagate 7200RPM and 40 Gig Seagate 5400RPM see-through (modified)
    GENERIC 256MB DDR400 memory
    Pixel View TV tuner
    D-Link Internal Modem
    Cooler Master AERO CPU Cooler running at 3900RPM
    5 X Cooler Master Fan Casing
    HEC Power Supply 350Watts
           3.3V = 28Amps / 5.0V = 33Amps / 12.0V = 15Amps
    MSI CD-RW 52x32x52
    ASUS 16X DVD
    Win2000 SP3
    CPU-Z Report
    CPU-Z version 1.20a.
    CPU(s)  
    Number of CPUs 2 (1 Physical)
    CPU#1 APIC ID = 0
    CPU Name Intel Pentium 4
    Code Name Northwood
    Specification Intel(R) Pentium(R) 4 CPU 2.60GHz
    Family / Model / Stepping F 2 9
    Extended Family / Model 0 0
    Brand ID 9
    Technology 0.13 µ
    Supported Instructions Sets MMX, SSE, SSE2
    CPU Clock Speed 2925.0 MHz
    Clock multiplier x 13.0
    Front Side Bus Frequency 225.0 MHz
    Bus Speed 900.0 MHz
    L1 Data Cache 8 KBytes, 4-way set associative, 64 Bytes line size
    L1 Trace Cache 12 Kµops, 8-way set associative
    L2 Cache 512 KBytes, 8-way set associative, 64 Bytes line size
    L2 Speed 2925.0 MHz (Full)
    L2 Location On Chip
    L2 Data Prefetch Logic yes
    L2 Bus Width 256 bits
    CPU#2 APIC ID = 1
    CPU Name Intel Pentium 4 (logical unit)
    Mainboard and chipset  
    Motherboard manufacturer MICRO-STAR INC.
    Motherboard model MS-6728, 100
    BIOS vendor American Megatrends Inc.
    BIOS revision V1.7
    BIOS release date 10/06/2003
    Chipset Intel i865P/PE/G/i848P rev. A2
    Southbridge Intel 82801EB (ICH5) rev. 2
    Sensor chip Winbond W83627HF
    FSB Select 533 MHz
    Performance Mode enabled
    AGP Status enabled, rev. 3.0
    AGP Data Transfert Rate 8x
    AGP Side Band Addressing supported, enabled
    AGP Aperture Size 128 MBytes
    Memory  
    DRAM Type DDR-SDRAM
    DRAM Size 256 MBytes
    DRAM Frequency 225.0 MHz
    FSB:DRAM 1:1
    CAS# Latency 2.5 clocks
    RAS# to CAS# 3 clocks
    RAS# Precharge 3 clocks
    Cycle Time (TRAS) 6 clocks
    # of memory modules 1
    Module 0 DDR-SDRAM PC3200 - 256 MBytes
    Software  
    Windows version Microsoft Windows 2000 Workstation Service Pack 3 (Build 2195)

  • NI 5772, using clk_in as an external clock

    Hi. 
    I'm using NI 5772R with NI PXIe-7966R NI FlexRIO FPGA Module.
    I'm trying to sample the signal with external clock (CLK_IN). An example file 'Clock Select (FPGA).vi' is successfully compiled. However when running 'Clock Select (host).vi', the data doesn't seem to be sampled with CLK_IN signal even if I choose the clock source as 'External Clock'. Actually externally clocked data is the same as internally clocked data.
    So I wonder if this is because the signal plugged into 'CLK_IN' has wrong range. The frequency range of my CLK_IN signal is 80~160MHz, while the specification of NI5772 says the CLK_IN input range is 400-800MHz. Would it be a problem? 
    Also, My clock signal is sinusoidal, rather than TTL. Does the CLK_IN need to be TTL?
    Thanks for your help.

    Yes the output impedance of the amplifer is designed 50 ohms, so that is not an issue ...
    We have hooked it up to a function generator, and gotten it to work at 500 MHz even at the lower voltages.
    After unplugging the function generator, then plugging in our external clock, it will run, by the signal is corrupted at several points.
    The long period duty cycle of the clock is only about 60% (i.e. there is a log period where no clock signal is sent)
    I think the issue may also have to do with the clock phase, which is not unform.   The NI 5772 uses a Texas Instruments ADC . Reading the manual for tha part, it seems like the clock requirements are pretty tight, as it is expecting a very low jitter clock signal
    Another group we work with has a digitizer made by another company that apparently solves this issue by routing the clock though a VCO, which somehow stablizes the clock.   However, after some consultation we are not convinced that is the real solution either, because the clock is supposed to be somewhat unstable in the first place, which is the issue we are trying to correct for (we are trying to avoid having to resample the data in software)

  • NI6554 Dinamic generation with external sample clock

    I am using the PXI-NI6554 to generate a digital signal, as
    clock I want to use an external source that I drive in the board via de CLK IN SMB
    connector. Always I got the same error (cod: 1074115898) from the “Write” VI
    block, the reason is that there is not clock signal or is not detected.
    I tried the example “Dynamic Generation with External Sample
    CLK” and I have the same error.
    The clock signal is in 3,3V logic. The same clock signal
    works to acquire via the STROBE pin. I have scoped the CLK and the shape is
    quite ok. I have tried the two possible impedances for the CLK input also.
    I found one respond (http://digital.ni.com/public.nsf/allkb/884C5A76BA1A474E8625717A0068AA09)
    about strange behavior of CLK IN but the proposed solution does not help in my
    situation.
    Does somebody have an idea about the problem?
    Thanks,
    Abe

    Hi Uli,
    I posted to your thread here.
    Best Regards,
    John Passiak

  • Using an external Clock with NI 6585

    I have an interface board connected to a TI ADS6444 Evaluation board (QUAD serializer ADC), in turn plugged into my NI 6585/PXI-7954R, see the Project Screen shot. I can acquire data using internal clock but now I want to switch to an external clock. First I want to get the external clock working then do the unserializing. I am quite new to LabVIEW FPGA.
    I get a variety of errors such as " The Read method for IO Module\DDCA_Data_Rd_Rise is used in a clock domain that does not support it. The supported clock domain is "IO Module Clock 0". To change the frequency of the supported clock domain, launch the properties dialog for the CLIP item in the LabVIEW project and choose the "Clock Selections" page." I have tried to configure the clock to fixed and variable frequencies, see clock properties screen shot.
    Thanks in advance.
    LeMur Technology Services, LLC
    President
    [email protected]
    Toll Free: 877-761-2916
    Cell: 609-577-2628
    Fax: 215-862-9816
    Attachments:
    Project screen shot.jpg ‏164 KB
    clock properties screen shot.jpg ‏77 KB

    Update
    Opened a service request. for this problem.  Talked it over with NI engineer and thought the problem was because I disn't have the latest and greatest software versions e.g. RIO and LabVIEW.  Compiled a blank VI using the DDC connector and comilied successfully.  No matter what I do if I do a FPGA I/O Node call to DDCA_Data_RD_RISE (or fall) I get the error: "The Read method for IO Module\DDCA_Data_Rd_Fall is used in a clock domain that does not support it. The supported clock domain is "IO Module Clock 0".  To change the frequency of the supported clock domain, launch the properties dialog for the CLIP item in the LabVIEW project and choose the "Clock Selections" page." 
    For grins I wired the FPGA I/O node Expected I/O module ID to the FIFO input and read a number (7488[HEX]). 
    Begining to suspect the NI 6585 CLIP has a bug?
    LeMur Technology Services, LLC
    President
    [email protected]
    Toll Free: 877-761-2916
    Cell: 609-577-2628
    Fax: 215-862-9816

  • Sample with an external clock with a SCXI 1140 (8 channel sample/hold amplifier)

    I have a SCXI 1140 (8 channel sample/hold amplifier) and a SCXI 1305 card (BNC).
    I want to sample an analog signal with external frequency (SMB connector).
    I plug an analog signal on the channel 0 and a TTL signal on SMB connector "hold/clock" (the jumper corresponding to the SMB connector is on Hold postion).
    I use the "ACQUIRE N SCANS - EXT SCANSCLK.VI" LabView example with :
    DEVICE=1
    CHANNELS [0]=SC1!MD1!0
    CLOCK SOURCE=I/O CONNECTOR
    CLOCK SOURCE STRING=SC1!MD1!
    When I execute the example, I have the error -10 001 (problem with clock source string).
    If I used CLOCK SOURCE=INTERNAL there is no error, but I do not sample with hold signal !
    What is the probl
    em with the string ?
    Is there another solution for sampling whith an external signal ?

    The error that you're seeing is being generated because the clock source string should be "sc1!md1" not "sc1!md1!". It's the "!" at the end of the string that is causing the error.
    Regards,
    Erin

  • External clock LabView crash with Measurment Computing board.

    Hi,
    I'm using a Measurment Computing PCI-DAS6402-16 board with Labview (using Universal librarys VIs) in a 4-stroke engine DAQ application and amognst the signals obtain Internaly clocked, there is In-Cylinders Pressure signal which is timed with a Crank-angle deocoder sending analog pulse signal.
    Although there seems to be no problem while the motor is running, it appears that when to external clocked signal  is not getting any pulses (while the motor is not running) then Labview stops to respond and awaits for the external clock to start, and that doesnt happen within 10s then it crashes.
    I dont know whether it is Software problem (because external and internal clocked signals are both in the same WHILE LOOP) or if it is a Hardware problem (because With a NI card there seem to be no problems).
    THNX in Advance

    Well it couldnt be a more typcal windows crash:
    If a channel is externally timed with an analog pusle signal, If the VI starts running but the external clock isn't then:
    -Labview stops to respond to any clicks (there is no .exe at this point) but it keeps working though (That i know cause if i start the ext. clock at this point it "un-stucks' and starts working)
    -But, if for some secs no ext. pulse signal is generated then labnview app stops respondin and i get the typical 'send error report' window.
    Could it be that the Universal library for Measurment Computing boards haw a bug? Cause the same thing happens with the "Analog input External Clock.vi" example given with the Library..so it can't be my mistake..or can it?!

  • Use external clock (PFI2) with Traditional DAQ

    Can figure out how to specify the external clock line (PFI2) while using Traditional DAQ (7.4.2f3).
    Can anyone help?  TIA.
    George
    George Zou
    http://webspace.webring.com/people/og/gtoolbox

    I never used such a configuration but I found an example that will probably be helpful for your problem: it's named SCANsingleBufExtScan and you will find it in samples\daq\ai folder on your hard disk.
    Proud to use LW/CVI from 3.1 on.
    My contributions to the Developer Zone Community
    If I have helped you, why not giving me a kudos?

  • Is it possible to read digital data using an external clock (PCI-6259 M)?

    I’m using a NI PCI-6259 M Series card and trying to write my program in VC++6.0 using the functions in the DAQmx driver.
    Question1: Not all functions listed in the NI-DAQmx C Reference Help seems to be supported by my NI-card, where can I find information about which of the functions that are supported?
    Question2: I want to read data from a device that clock out data on the falling edge of a clock signal. The clock signal and the data signal are routed to two DIO terminals on the NI-card. The question is if it is possible to read data using the clock as a sample clock? See two code examples below that doesn’t work. In both cases 10 samples are read at once, even if the external clock is not present.
    Example 1
    // Create tasks
    Status = DAQmxCreateTask("", &m_ReadTrimTask);
    // Set up read task
    status = DAQmxCreateDIChan(m_ReadTrimTask, "Dev1/port2/line0", "", DAQmx_Val_ChanPerLine);
    status = DAQmxCfgChangeDetectionTiming(m_ReadTrimTask,"Dev1/port2/line6","Dev1/port2/line6",DAQmx_Val_FiniteSamps, 10);
    // Read data
    int32 sampsPerChanRead, numBytesPerSamp;
    status = DAQmxReadDigitalLines(m_ReadTrimTask, 10, 10.0, DAQmx_Val_GroupByChannel, result, 10, &sampsPerChanRead, &numBytesPerSamp ,NULL);
    Example 2
    // Create tasks
    Status = DAQmxCreateTask("", &m_ReadTrimTask);
    // Set up read task
    status = DAQmxCreateDIChan(m_ReadTrimTask, "Dev1/port2/line0", "", DAQmx_Val_ChanPerLine);
    status = DAQmxSetSampTimingType(m_ReadTrimTask, DAQmx_Val_SampClk);
    status = DAQmxSetSampClkRate(m_ReadTrimTask, 1000.0);
    status = DAQmxSetSampClkActiveEdge(m_ReadTrimTask, DAQmx_Val_Falling);
    status = DAQmxSetSampClkSrc(m_ReadTrimTask, " Dev1/port2/line6");
    // Read data
    int32 sampsPerChanRead, numBytesPerSamp;
    status = DAQmxReadDigitalLines(m_ReadTrimTask, 10, 10.0, DAQmx_Val_GroupByChannel, result, 10, &sampsPerChanRead, &numBytesPerSamp ,NULL);

    Hello Magnus,
    Thank you for contacting National Instruments.
    "Question1: Not all functions listed in the NI-DAQmx C Reference Help seems to be supported by my NI-card, where can I find information about which of the functions that are supported?"
    The best place to look for this information would be the M Series Help Manual. There you can find the features of your PCI-6259 and what operations it supports.
    "Question2: I want to read data from a device that clock out data on the falling edge of a clock signal. The clock signal and the data signal are routed to two DIO terminals on the NI-card. The question is if it is possible to read data using the clock as a sample clock? See two code examples below that doesn’t work. In both cases 10 samples are read at once, even if the external clock is not present."
    Look at the "ContReadDigChan-ExtClk_Fn.c" example project which ships with the NI-DAQ driver. This is located at: C:\Program Files\National Instruments\NI-DAQ\Examples\DAQmx ANSI C\Digital\Read Values\Cont Read Dig Chan-Ext Clk.
    You will have to make some minor modifications to convert this to a finite acquisition, but that is simply a matter of changing the "sampleMode" parameter of the DAQmxCfgSampClkTiming() function. You will also have to route your clock signal to a PFI line and specify which line in your code.
    I hope this helps.
    Sean C.
    Applications Engineering
    National Instruments

Maybe you are looking for

  • Site-to-site VPN failover via 3G HWIC

    Small problem.  Branch utilizes a 2811 router connected via MPLS to core via serial interface.  If serial ip sla reachability fails, fire up the cell interface, dial out and connect to the internet.  Establish ipsec tunnel to a peer ASA and pass loca

  • Iphone won't send or reply to emails

    iphone (iOS 7.0.4) can receive, but can't send email (either new or a reply) Message: "Unable to send ... Copy placed in outbox ... sender address .... rejected by server". No problem on iPad (iOS 7.0.4). Have tried switching off iPhone, deleted emai

  • Logon failed when trying to connect to a SAP BW related universe

    Hi, when I try to connect to my SAP BW related universe, I simply get the error message "Logon failed". I have the SAP integration kit for BO. Furthermore I have set the connection appropriate to OSS note 1182409. Nevertheless I get this error messag

  • Page displays perfect in Safari, but not Internet Explorer...please help!

    Please help, this page looks fine in Safari, but in IE, the 2nd and 3rd column are spread out. I want everything to stay to the top; http://www.fuels4less.com/WORKING_INDEX_HELP3.htm Thank you in advance!

  • Need Screen exit

    Hi Frnds, my requirement is to add custom fields to VA01 transaction 'Additional data B' tab. so please let  me know if any screen exits available for this and if possible detailed steps also. thanks n regards, KP