FPGA 7831R Damage

I incorrectly connected 13v to some DIO pins of my FPGA 7831R card and now they do not operate. The manual says 7v max for DIO.
The pins in question are the DIO 2,3,6,7 of the MIO connector and I was using these as DIO inputs to monitor 2 relays for activations.
On an activation I returned Hall pulses to simulate a motor movement.
I have moved my software to other pins and connected these to the 5v output from my target board as opposed to the relay outputs and it works fine but is there any way of repairing the damage ?
Is there SMD fuses for these pins that I can replace ?

Hi,
If the board it self is damaged, I would advise contacting your local NI Branch to organise a return and repair. They will be able to process this for you. However, if you go ahead with trying to repair it your self, it might void the warranty.
I believe you are in the UK, please find the contact details here.
Regards,
CLA | LabVIEW 7.1... 2013
www.renishaw.com

Similar Messages

  • Getting Absolute timestamps from FPGA 7831R

    I am using a LIN card in my PXI Chassis. This is not an NI product and it cannot access any triggering lines. The device itself returns an array of timestamped measurements but the problem is that the are relative timestamps. I need to have an absolute timestamp so that I can compare timing with other DAQ devices. The only way I can access this is by using a 5V trigger output line. I can set this to trigger on each identifier.
    My problem is how to acquire an absolute timestamp. I would not need to get one very often. once every few seconds would be sufficient at worst case.
    I have used an M series card analog input which can be triggered and this has given good results.
    But I have to use this card for other measurements at the same time so I cannot normally use it as I wish.
    The only other option that I have is an FPGA card. RIO 7831R.
    Does anyone know how to get absolute timestamps from such a card without having to connect it to any other card?
    This would be a great help. 
    Thanks in advance
    Jimmy

    Hi Jimmy,
    You can make product suggestions using links on the following web page:
    http://digital.ni.com/public.nsf/websearch/EDA7C01C684ACB6286256FF0000238D5?OpenDocument
    I'm not sure there is anything else we can do to help you - the only other alternative would be to use the FPGA board to monitor this trigger line, and when it sees a trigger fires an IRQ to the host program which is waiting on this - and then at this point get the current time in software.
    I'm not sure that there is a more accurate way of getting this timing information, as it seems its just a limitation of this LIN card that you have.
    Regards
    Hannah
    NIUK & Ireland

  • Some wire connection problem for SCB-68 usage in measuring voltage

    I am using FPGA 7831R along with SCB-68 to measure some voltage from my monitor terminal from my motor. When I measure the voltage between the monotor output and GND using a multi-meter the measurement is very reasonable and it can be changed when motor speed is changed. However, When I use FPGA input function to measure the monitor output(corresponding AI0 on SCB-68), the number displayed on the scope is always 10. The displayed value from GND is also 10(corresponding AI1 on SCB-68), so when I substract  AI0 from AI1 the value is zero. Did I do something wrong in wire connection.
    Should I connect the AIGND terminal to somewhere or leaving it floating.

    Hi shuishen1983,
    What are the connections that you have made for this measurement?  What kind of signal is it?  Are you trying to do a differential or single-ended measurement?  In either case, you should have a look at this wiring guide.
    Jared S.
    Applications Engineering
    National Instruments

  • How to realize PXI-IVi

    My Dear friends:
            I feel very blue. Could you help me?
            The case is: We have had a suit of ATE, based on PXI2575, PXI 2569, PXI 6723, PXI 4070. In addition, the TPS developed on MFC has been finished by others.
    Now, my tutor asked me to study of “interchange of instrument” based our ATE. I look up some material on the Internet, some books in the library and read  some papers. However, it takes no effects and some information is opposite. Here are always some questions puzzling me：
    The difference of VISA lib and VXIplug&play drivers? Can we control the instrument cards only by the VISA lib and specific SCPI sentences? You know that the instrument vendors only supply us with driver programs but SCPI, so that we can only use the VISA functions. How can we solve the problem?
    What’s more, even if we can use VISA lib and specific SCPI to control the instruments from the vendor, can we use them to control the instruments supplied by other vendors? 
    The standard of VISA and IVI?  Is IVI built on the basis of VISA lib or the VXIplug&play drivers?
    Our programs encapsulates “Class CDriveFunc”(the affix) and we can call the functions in other places. Then I only need to set the logic names adapted to the instruments (such Dev12-PXI 2575) and it will make the equipment to operate well.
    Can you tell me our program is based on IVI or VISA lib?
    Do our TPS realize the IVI ?
    Giving that my ATE is based on IVI, does it mean that if my ATE is installed with another compatible instrument card, my TPS will not be modified and I only need to change the relevant logic names of the instrument cards to make the TPS work well?
    If I only need to convert the logic names, which place is allowed I to set them? In the MAX of NI, whether need I develop a platform? Another case is that if my instrument card is not from NI corporation, which measures should I take?
    Can my ATE based on IVI adapt to any platform, such as VXI, PCI, even GPIB? And if I want my ATE based on PXI to work well based VXI or PCI, what can I do?
    If my ATE used the PXI controller, does it mean that I must install the NI-VISA? How can I guarantee my ATE used by another board work well?
    If the board I used does not belong the standard class, such as PXI 6723(AO board), boards for communication(RS-232), what need I do?
    8.       What differences are between the Labview/CVI, measurement studio and VC++?
    My development is VC++ 6.0, can it support IVI?
    At last, I am moved if you can answer some questions above or give me some suggestions to me? If you come to Beijing, please remember to contact with me.
    Thanks a lot!
                                                                 A loser from Beijing
    Attachments:
    DriveFunc(cpp).txt ‏4 KB
    DriveFunc(h).txt ‏21 KB

    Good Morning Sir,
                                      Can you tell me, what all changes you have done in PLL.vi to run in fpga 7831R? Did your problem got sorted out?

  • SCB-68 Connector

    Now's everbody the type from the connector at the SCB-68, I want to design my own connection board for 7831R FPGA-board to connect up to 17 quadratur encoders.
    For the connection between my own board and the FPGA 7831R card I'll use the standard SH68-C68-S cable, so I've to buy the same connector as I found on the SVB-68

    Irradiance wrote:
    I also bought the connector(NI product number : 777601-01) but there was no footprint offered for my PCB layout. Could someone give me the specification about this connector?
    Thank you.
    hello,
    have a look at the 7831R User Manual at page 55 (B-2). Filename: 370489b.pdf
    Just go to www.ni.com and search for "370489b"
    Regards
    Matthias Kress

  • Scanning of analog inputs in PXI 7831R FPGA

    Hi all,
    I am new to Labview FPGA Module. I am using Labview 7.1.1 and Labview FPGA Module 1.1 . I am using PXI 7831R FPGA Card.
    I developed a program which is used to scan analog Inputs with given scan rate for given scan duration. I gave input as pulse signal with 1Sec period and 2 V amplitude.
    If I scan one analog Input with 10ms scan rate for 1000ms scan duration I am getting correct values. But if I use 2 or more analong signals to scan at the same time then I am getting Multiple of periods. And also If I increase or decrease scan rate I am getting strange values. Could any body please check my code and help me.
    Thanks in Advance.
    Regards,
    Sashi
    Attachments:
    AnlogIn_FPGA.zip ‏247 KB

    customise your front panel with advanced picture creation metods
    Attachments:
    SUF.ctl ‏20 KB

  • Accessing the 40MHz clock on the PXI-7831R FPGA Module

    How do you access the 40MHz clock on the PXI-7831R FPGA Module?
    I'm trying to the FPGA to do RS-422 communication with UART and HDLC protocols. I want to divide the clock signal to generate the necessary baud rates. I've downloaded the FPGA serial examples as a start, but I'm looking for a direct connection to the 40MHz signal.
    I'm Using LabVIEW 7.1 and FPGA Module 1.1 with the LabVIEW Embedded Project Structure.

    settlesj,
    If you are looking to have access to a 40MHz digital signal,  it is possible to generate and acquire one using 7831R and LabVIEW FPGA module.  To do this you would need to take advantage of the different compile speeds available with the FPGA module. The available compile clock frequencys are: 40MHz, 80MHz, 120MHz, 160MHz, 200MHz
    For example to generate a 40MHz pulse train you could compile with 80MHz clock frequency (2 clock pulses are needed for a square wave period).
    You will have to be careful when generating code because compiling with a clock frequency higher than the default one (40MHz) could give compile errors in some cases. These errors could happen more frequently if the code is more complex and needs more time to be executed.
    I have attached an example program that generates a 40 MHz signal on a digital line.  From there you could divide down the clock rate to which ever specified baud rates you needed.  As a side not the LabVIEW FPGA 8.0 Module added the ability to derive additional clocks from FPGA base clocks in a LabVIEW project.  Hope this helps.
    Steven B.
    Attachments:
    Test40MHz.zip ‏57 KB

  • Does the PXI-7831R FPGA have onboard anti-aliasing filters for AI?

    Dear Forums,
    Apologies for the simple question but the docs do not speak to this question explicitly:
    Do the analog input lines on the 7831R FPGA module have any kind of on-board anti-aliasing?
    Thanks,
    Casimir 
    Solved!
    Go to Solution.

    No
    Stu McFarlane
    Viewpoint Systems, Inc.

  • How many FPGA gates should I choose for a Ni 7831R?

    I notice there are two options about FPGA gates for Ni 7831R : 1M or 3M. But I am really not sure about what is the corresponding memory for these options and how large VIs or algorithms I can download to these FPGA gates.
    Basically I want to use Ni 7831R to control a MIMO nano-positioning stage with servo rate above 50kHz. The controller could be pretty complex. The order of controller would be more than 20. We use three AI channels to get feedback signal and three AO channel to send out control commands. I am wondering if !M gates enough for these purpose?
    Another question is about software. Do I have to use softMotion Module to develop a controller? Actually at current stage, we don't care too much about trajectory generation. Could We only use FPGA module to develop the controller and generate some simple trajectories (such as circle) offline and send these target position to the FPGA board through FPGA module? Actually I am going to order a Ni 7831R very soon. I need to know if I really need to buy the  softMotion Module or not.
    The last thing I am quite interested in is the quality of the AI and AO channels of the Ni 7831R. What is the noise level from the AI and AO channels? I know it has 16-bit resolution. But some I/O channels I used before could give more than 10mv noise, which is much higher than announced resolution.
    Thanks
    Jingyan Dong

    Jingyan,
    I hope you're doing well.  It looks like you're looking at using one of the R Series boards for your application.  Regarding the number of gates, it is very difficult to determine ahead of time what applications will fit on a 1M or 3M gate.  The general rule is that if you are just doing data acquisition (including timing, triggering and synchronization), 1M usually will work.  If you are adding a control algorithm or other signal processing, you will likely need 3M gates.  This is from the following FAQ on R Series boards on the DeveloperZone.
    For your SoftMotion question, I would pose the question on the Motion Control and Motor Drives board.  Our Motion engineers will be the best people to answer questions regarding this.
    Lastly, the analog input and output of the 7831R should meet the Accuracy Specifications found in the 783XR User Manual on page A-2.  This does not include noise from your sensor or external connections.  If your board that you were using previously is seeing 10 mV noise and you've determined that this does not meet the specifications, let us know and we can help you troubleshoot the board.  Have a great day!
    Thaison V
    Applications Engineer
    National Instruments

  • 13MHz synchronous serial PXI-7831R FPGA

    Hi,
    Have a requirement to emulate a slave synchronous serial interface (similar to SPI) at a rate of 13Mbps.  Does this seem feasible using a RIO PXI-7831R?

    jimhar8 hello.
    I am not very familiar with the slave synchronous serial interface, however, take a look at the following links that talk about implementing SPI.
    Reading an SPI Interface with Compact RIO
    SPI Communication in LabVIEW FPGA
    Efosa O.
    NIAE

  • Difference between simple DAQ card and FPGA based DAQ card(like PCI 7831R)

    Could any one tell me, where should i use simple DAQ card and where should i use FPGA based DAQ card ? if i can take data acquisition from simple DAQ card then why we go to the FPGA based DAQ cards(like PCI 7831R) ?

    Hello,
    The choice of card depends on the application that you develop. For example, you’d better use FPGA if you need a perfect synchronization of several acquisition chains as FPGA matrix will adapt in the way that your channels will be separated and will no use common resources. Another example of FPGA application can be acquisition of several chains of the data that demands very high sampling frequency (FPGA internal frequency can be up to 400MHz).
    When using FPGA you have to program signal acquisition “from the beginning”, I mean that there are no standard tasks as, for example, “counting edges”. But due to this you can modify standard tasks of DAQ acquisition if you need it.

  • How to generate a programmable CLK up to 32MHz with an FPGA card like PXI-7831R?

    Hello,
    i need to generate a programmable Clock on the FPGA card, which can be used for up to 32MHz.
    I already used single-cycled-timed loops with which iam able to generate faster clocks but they are not programmable since one Channel is only allowed to be connected to one time domain at a time.
    At the moment the fastest i get is a 15MHz clock with a normal while loop, which has a timer inside to delay it for slower CLK frequencies. The timer can be disabled by a case structruce, since even if the delay is 0 ticks, the fastest CLK speed is 10 MHz.
    This only works with an derived CLK of 120MHz which is the maximum iam able to achieve on my system.
    In all cases i use a single inverter inside the loops which keeps on inverting its own signal.
    (Labview 8.2, PXI system)
    Iam open to any ideas since i have run out of them.

    What resolution do you need on the clock rate that you want to generate? The example below is a single cycle timed loop set to run at 100 MHz and can generate any clock rate with a resolution of 10 ns. The fastest clock that can be generated is 2 cycles of the SCTL (50 MHz). From there you can generate a clock at 3 cycles, 4 cycles, etc.
    Message Edited by Christian L on 06-27-2007 02:51 PM
    Christian Loew, CLA
    Principal Systems Engineer, National Instruments
    Please tip your answer providers with kudos.
    Any attached Code is provided As Is. It has not been tested or validated as a product, for use in a deployed application or system,
    or for use in hazardous environments. You assume all risks for use of the Code and use of the Code is subject
    to the Sample Code License Terms which can be found at: http://ni.com/samplecodelicense
    Attachments:
    varclock.JPG ‏28 KB

  • What model FPGA is used in the PXI-7831R reconfigurable I/O Card?

    Sales said it's a Xilinx. I checked xilinx.com but couldn't find a device with the same gate count and logic cell count given in the 7831R's specs in the data sheet. If I could just get the device family, it would help a lot. Model number would help more.
    Thanks,
    don

    Hi donharbin,
    It is a XC2V1000 in the Virtex II family.
    Regards,
    Chad Evans

  • MyRIO FPGA FFT Express VI timing analysis for multiple input mode - trying to perform fft's on a 3-axis accelerometer

    Hi Everyone!
    Project Background:
    I've been working with the myRIO FPGA in an attempt to generate an application capable of sampling a tri-axis accelerometer and performing an fft on each axis. I've successfully developed an application for a single axis, but attempting to duplicate the code to sample the second and third axes in parallel results in an estimated 150% resource utilization for the tiny FPGA's LUT's. Additionally, I'm looking to avoid sequentially processing each accelerometer input using triggers and a single fft block because that reduces my fft update frequency significantly (e.g. I can't calculate another fft for input 1 until I calculate an fft for inputs 2 and 3).
    After reading up on the fft vi, I'm thinking that I can use the M-interval input indexes / Continuous output indexes Input/Output Index Pattern mode. My thought is that I can edit the vi to remove any math that "recombines" these three vectors into a single fft, resulting in 3 separate fft's. I'm also hoping that this process requires less time than using the sequential method described above. 
    The Questions:
    1. Has anyone done an fft on three inputs using the myRIO at sampling rates > 20kHz and fft sizes of 1024 or larger? If so, I may just be lacking some proper resource management.
    2. Does anyone know where to find timing information on the M-interval input indexes / Continuous output indexes Input/Output Index Pattern mode? The manual only provides timing diagrams for singel channel / single input modes. I don't want to waste my time modifying the vi if it will still take 3x as long (assuming modifying the vi is even a possibility).
    Further Information:
    I already have an application written that samples the accelerometers at >20kHz and then performs the fft on the main processor, but now I'm looking to see if it is possible to perform all signal processing on the FPGA side. The processor performs decently enough, but the timing is not as consistent as I would like it to be. Lastly, I am aware that the myRIO itself has a built in accelerometer, but I need to mount the accelerometer in an environment where the myRIO would probably be damaged and definitely cannot fit.
    Any thoughts are much appreciated! The excessive FPGA compile times for this thing make the old guess and check method less appealing.
    -Chris 

    Hi Chris,
    Thanks for posting and the detailed background on the project! To answer some of your questions:
    1. The FFT Express VI does use a significant amount of space. The FPGA on the myRIO is somewhat limited space-wise. Your best option may to implement the FFT for 1 channel on the FPGA and the other two on the RT side.
    2. I converted the FFT Express VI to a subVI and I am not sure if you can trim too much code from it. The subVI is also very complex so re-working it would be a significant amount of work. I could not find much documentation on M-interval input indexes / Continuous output indexes Input/Output Index Pattern mode timing. 
    I hope that this helps!
    Thanks,
    Frank
    Application Engineer
    National Instruments

  • If i have a LV FPGA program, will i be able to get a wiring list for that program so that i can download it into some other FPGA?

    after doing rapid control prototyping using 7831R and LVFPGA, if i decide to build the custom chip, can i use the LV code that i've alredy built or i'll have to do the coding again in VHDL
    KAliDas

    The LabVIEW FPGA module currently does not expose the VHDL code to you and will not download the code to non-NI hardware. However, it will allow you to quickly provide a 'proof of concept' if you are planning on using a custom chip in the future.
    Regards,
    JR A.
    Application Engineer
    National Instruments

Maybe you are looking for