FPGA Board CCA 193426B-01​L

Trying to find a complete User Confirguration File (UCF) or a schematic showing the mapping of the Spartan chip pin outs for the FPGA board devices and I/O.
Several years ago, at least 5, the Philadelphia School District purchased the NI FPGA Boards that actually went unused until recently and are now being integrated into a Digital Electronics (DE) Course that will include the FPGA Board in various DE projects.  To fully utilize the I/O and devices on the board itself we require User Configuration File data and/or a circuit schematic that will identify pin out connectivity from the embedded Xilinx FPGA to the various devices on the board (example Rotary Switch).  Some of the data is included in information we were able to find or already had (e.g. http://www.ni.com/pdf/products/us/cat_defpga.pdf,http://www.ni.com/pdf/manuals/372809b.pdf, http://www.xilinx.com/support/documentation/user_g​uides/ug385.pdf), but our information is incomplete.  A complete UCF or a schematic showing the mapping of the Spartan chip pin outs to usable devices on the board and its I/O pins/ports would greatly facilitate use of the board in our classroom projects.
I may be contacted directly via the email above or, you may reach the school and ask for me or Mr. Scott Koehler, Engineering Technology teacher, please see the attached link for the school: http://carver.phila.k12.pa.us/
We currently have ten (10) of the NI FPGA boards, which may at this point be dated, but still quite usable for school purposes.  We would like to integrate these boards to introduce students to FPGA technology, and will expand the equipment base and course breadth as we get the course content established.
Chip: Xilinx Spartan XC3S500E
Board: CCA 193426B-01L
Solved!
Go to Solution.

Fernando,
Greatly appreciate your responsiveness.
We will be using Multisim, and have it installed, as part of the DE Course, but we also want to teach students using C-Language/Verilog/VHDL a variety of tools, and the JTAG programming port directly, and want to be able to direct I/O from the Spartan FPGA to a variety of devices on the CCA or connected externally.  So, I guess we want to get under the hood a bit, teach the tools comparatively, and complement Multisim usage, which is a great tool.
This board is a few years old, I am not sure if it is the current version or still in production.  Is there a complete UCF or a schematic that will identify Spartan pinouts to CCA devices and I/O?  What we are doing is updating, expanding the course and integrating the FPGA (that has gone unused until now) and other devices.
We have ten of the FPGA boards now. 
Chris Speck, PE (Retired)
Science, Math, & Engineering Technology Teacher (PA)

Similar Messages

  • How can i use xess fpga board with labview8.6

    sir i want to ask how can i use my xess fpga board xsa-3s1000 with labview
    maak

    Dear maak,
    see this thread:  
    compatibilty of labview fpga with spartan 3 only
    Also: 
    Using LabVIEW FPGA with the Xilinx SPARTAN-3E XUP Starter Kit
    and
    http://www.ni.com/fpga/
    Best Regards,
    ~Nate 

  • DE FPGA Board not Connecting

    I am using DE FPGA board with NI ELVIS II, and LabVIEW 2012. I have searched in the Discussion forum and got the latest driver software (5.2) for the board.
    But when I start running my FPGA VI , after successful compilation and generation of Bit file (after synthesis) the error message shows "Communication cable is not detected" 
    What is the problem? 
    ** My board is working fine with Xilinx ISE.
    Attachments:
    XilinxLog.txt ‏236 KB
    Screen Shot.docx ‏1642 KB

    Thanks for your reply,
    But I have already got the problem solved.  
    I don't know how, but one day It suddenly worked!!  then I tried the same procedure in another computer, there also it worked. 
    I think, the problem was that, the previous version of driver was installed in my laptop, after I have uninstalled it, the device worked!! I am really surprised with the procedure !! But It happened !! 

  • NI LabVIEW 2014 Digital Electronics FPGA Board Driver

    Hello all,
    When NI LabVIEW 2014 Digital Electronics FPGA Board Driver Release date?
    Thanks.

    Hi mlewis1973
    We have no information regarding the next release of this driver yet. As you mention, the 2013 version is available, so, for now, the solution would be to use LabVIEW 2013 until R&D gives us an update regarding this topic.
    Thanks!
    WenR

  • Digital Electronics FPGA Board with Xilinx ISE

    Hi,
    I've a design in Xilinx ISE. I Synthesized and created the Bit map file.
    How can I export this bitmap file to the NI Digital Electronics FPGA is board? I tried using Adept to program, but the tool didn't detect FPGA board.
    Thanks in advance.

    Hello,
    The Adept Program is something that is made by Digilent. This application isn't meant for being used with non-digilent FPGAs such as the one on the NI Digital Electronics FPGA Board. The FPGA on this board is made by Xilinx so you have to use Xilinx tools in order to deply files to the FPGA (assuming you're not using LabVIEW FPGA). Specifically, you should use the Xilinx iMPACT Software, version 10.x or later, which is part of the ISE WebPACK kit. You can get this software from www.xilinx.com/ise.
    If you still have questions about deploying your files to the FPGA, you can refer to the following resource.
    Xilinx iMPACT Examples:
    http://www.ni.com/white-paper/8671/en/
    I hope this helps!
    Regards,
    Cameron T
    Applications Engineer
    National Instruments

  • How to use LabVIEW FPGA on Custom FPGA board other than NI products .....Also how to develop RTx DLL for a customised motion controller hardware

    I'm using RTx, LabVIEW RT and LabVIEW FPGA.
    The GUI is windows based. The motion control and FPGA  are RTx based.
    Is there any way to develop device drivers for the custom hardware in RTx. For example motion controller hardware, FPGA hardware, PCI hardware.
    Is there a possibility to use custom FPGA boards to use with LabVIEW FPGA.
    Please send me some links
    Thanks
    Bhoopathy
    Take life as it comes! you may never know what's gonna happen Tommorrow

    CODE WARRIOR Hello. I believe this question was answered in a previous post. Please let us know if you have any new questioins or if you need some clarification.
    You are able to develop device drivers for your custom hardware using the NI Measurement Hardware Driver Development Kit.
    However, it is not possible to use custom FPGA boards with LabVIEW FPGA. The FPGA boards have to be one of our R Series boards. Here are some links that should shed some light on the Measurement Hardware DDK.
    Measurement Hardware Driver Development Kit Frequently Asked Questions
    NI Measurement Hardware DDK (Driver Development Kit)
    Please post if you have further questios.
    Efosa O.
    NIAE

  • Custom FPGA board o interface in malab

    Hello,
    I am working on interfacing a custom FPGA board to matlab. I wanna use the hardware co-simulation. However, as it is a custom board it is not in the matlab co-simulating list. A plugin file is necessary to install the board to the software. Does anyone know how I can make his file?
    Thanks.

    UG897 v2014.3  (Vivado - Designing with System Generator) describes the flow how to create a New Board Target. 
    However, it only describes the flow for boards already supported by Vivado (Xilinx and 3rd party boards). This article shortly describes how to modify an existing board description file for JTAG-based HW Co-simulation support using System Generator for DSP.
    The steps are described based on a simple example. 
    1) The board description file can be copied from one of the existing evaluation boards, for instance the KC705 board. 
    Copy file 
    C:\Xilinx\Vivado\2014.4\data\boards\board_parts\kintex7\kc705\1.1\board_part.xml   to
    C:\Xilinx\Vivado\2014.4\data\boards\board_parts\kintex7\Modified_KC705\1.9\board_part.xml
    and remove all data except the board and part parameters as well as the clock pin definitions which are required for HW Co-simulation. 
    The modified version (still supporting KC705) of the board description file is attached to this AR. In order to support a custom board, the necessary changes of the clock pin locations and clock frequency are done within this modified board description file.
    2) Execute the following command inside Matlab Command window in the working directory. This will generate the new directory Modified_KC705 within the current working directory:
    >> xilinx.environment.addBoard('Modified_KC705', './', 'C:\Xilinx\Vivado\2014.4\data\boards\board_parts\kintex7\Modified_KC705\1.9')
    3) Execute the following command inside Matlab Command window:
    >> xilinx.environment.rehashCompilationTarget
    4) Now there is a new Compilation target visible when opening the System Generator token of a SysGen model: "Modified_KC705".
    5) Select this new Compilation target and click the "Generate" button.
    This will run all of the necessary steps inside Vivado implementation flow including bitfile generation. At the end of the generation process a window opens containing the HW Co-simulation block. This block will be used to set up the custom board for JTAG-based HW Co-simulation, as explained in UG897.
     

  • External Calibration a PXI783x series FPGA board

    Good Morning All,
        Have any of you any experience with performing an external calibration on a PXI783x series FPGA board. There is an NI-RIO utility to do a self calibration, but we will need to figure a means of do a calibration to an external NIST traceable standard.
    Thanks,
    Putnam
    Certified LabVIEW Developer
    Senior Test Engineer
    Currently using LV 6.1-LabVIEW 2012, RT8.5
    LabVIEW Champion

    The only way, at this time, to get external calibration is by sending the board to National Instruments. Unlike Data Acquisition boards there is no way for users to externally calibrate. If you would like to set that up, call in to support and we can get begin that process.
    Rick Kuhlman
    NI applications Engineer 

  • Regarding SPATRAN 3E FPGA BOARD PROGRAM ERROR

    Hello Sir,
                      I am new to FPGA family.I have SPATRAN 3E FPGA board and i am trying to simulate for an OR gate of 3 input and one output. While I am siluating the code, the following error is showing.
    FATAL_ERROR:Simulator:Fuse.cpp:500:1.133 - Failed to compile generated C file isim/precompiled.exe.sim/ieee/p_2592010699.c Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
    Please help me to solve this problem.

    Hello,
    Can you check the OS (Operating System) from the released notes of ISE (UG631)  which you are using if  its supported?
    Also Try Cleanup the project files in ISE before running simulation:
    Thanks,
    Syed
    Please mark the Answer as "Accept as solution" if the information provided is helpful.
    Give Kudos to a post which you think is helpful and reply oriented.
    -----------------------------------------------------------------------------------------------

  • Search for FPGA boards ( VI_ATTR_MO​DEL_CODE )

    I used the "Visa Find Resource" and the VI_ATTR_MODEL_CODE to search for a specific board. VISA resource names are no longer supported to connect to a RIO device. Instead the RIO Resource should be used.
    I have customers that have different types of boards (PCI-7831 and PCI-7833) simultaneously in the computer.  
    1) How can I get the reference to the correct board or how can I check which cards are installed?
    2) What is the VI_ATTR_MODEL_CODE of the PXI-7831R? 

    Hi Mr Rychen,
    I don't really understand what you said when you say "VISA ressource name are no longer supprted..."
    I run the attached VI and could see the ressource description of my RIO card on my computer.
    Can you try this VI and check if it works on your computer.
    Can you send me the lsit of the software that you have on your computer?
    Have a great day.
    Regards.
    Matthieu
    Attachments:
    check VISA RIO Name.vi ‏9 KB
    VISA RIO Ressource info.jpg ‏24 KB

  • Spartan-6 FPGA Dev Board plays Doom, a first-person shooter video game from 1993

    Yesterday, I mentioned a port of Professor Nicklaus Wirth’s Oberon programming language and operating system to Saanlima's Pipistrello, a Spartan-6 FPGA development board. (See “Oberon System Implemented on a Low-Cost FPGA Board.”) There are many uses for a dev board however and one of the other ports to this board is the first-person shooter called “Doom,” which was originally developed to run on DOS PCs by id Software.
    This FPGA-based implementation uses a recompilation of a source port called “Chocolate Doom” that runs on a 100MHz Xilinx MicroBlaze soft processor instantiated in the Pipistrello board’s Spartan-6 LX45 FPGA with additional HDL to handle the mouse, game controllers, video, and sound. Now running recompiled code for an x86 microprocessor on an FPGA-based, soft-core processor might not be the most obvious way to fully employ a Spartan-6 FPGA, but I think it’s a pretty cool demo nevertheless.
    Here’s a short, 26-second video showing DOOM running in demo mode on the Spartan-6 LX45 FPGA:
    Note: There are no sound effects in this short video because we didn’t hook up any speakers to the Pipistrello board.
     

    Excellent!
    Gotta try Pac-Man. It is so much like the arcade version from the 80's it's scary. Also, Magnus has the Pipistrello working so well you can re-flash to/from Oberon to Pac-Man (or whatever) almost instantly. I mean, flash and boot in under 2 seconds. Quite impressive.
     

  • Use one fpga vi to control two targets

    Hi,
    I have two fpga because I need more than 8 analogue output and analogue input.  I wonder if I can use one fpga vi to control two targets (the two FPGA boards I use are PCI-7833R) so that the outputs can be synchronized.  I think if it's possible it'll be easier to implement the synchronization between while loops,etc.  If it's not possible, how can I interface between between fpga.vi and make the synchronization possible and make two vi's talk to each other?  Thank you very much for your help!
    Thanks,
    Charles

    I have successfully ran the same code on two (2) different FPGA boards. The difference being that the host will use different Aliases to control the FPGA boards,
    Both FPGA Boards MUST be the same type ( I used PXI-7811s). 
    My program consisted of 6 individual communication portals and there was NO synchronization between boards
    Visualize the Solution
    CLA
    LabVIEW, LabVIEW FPGA

  • How do I get a high data rate throughput from FPGA module to my PC running Labview app

    Hi,
    I am using a 7811R (Ni FPGA board) and a MXI-4 card in a PXI-1031DC chassis. I am trying to measure the maximum rate I can send data from the MXI-4 card to my PC and up into a labview windows application. The PC also has a MXI-4 card which is on the PCI bus. My PC is a 3.2 GHz with 2 gigs of ram. When I run the experiment to dump data to my labview application, I get a maximum speed of 728KB/s. I think this is too low. Has anyone been able to get a higher through put and if so how did you do it?

    The source code is available and it doesn't have any real
    dependencies on Flex
    http://opensource.adobe.com/svn/opensource/flex/sdk/trunk/frameworks/projects/framework/sr c/mx/utils/UIDUtil.as

  • How to download a table of data to the FPGA

    I m using an PCI7813R FPGA board and  I'm trying to download a table of data into the FPGA.  How can I do this as fast as possible and so I can easily index each data row in the fpga.  The length of the table can be variable from run to run.  A block of memory where in I could write from the host would be the best solution I think, but I don't think this is possible.
    Does anyone have some ideas about doing this?

    Hi esrgb,
    As you probably noticed, it's not possible to use a table in LabVIEW FPGA. Therefore you will have to go through an array. Keep the following in mind however when using an array:
    http://digital.ni.com/public.nsf/websearch/80C9808E454DCBC286257093005B9EB6?OpenDocument
    Now unlike you think, there is a block of memory available on the FPGA itself which you can address straight from your FPGA code, for examples see:
    http://sine.ni.com/apps/we/niepd_web_display.display_epd4?p_guid=BE211EB859136066E034080020E74861&p_node=201268&p_source=External
    There is also a tutorial available which discusses the use of clusters and array in general in LV FPGA.
    http://zone.ni.com/devzone/conceptd.nsf/webmain/2bf2813a4beb80c38625700b007da74a
    Kind Regards,
    Wouter Van Hoof
    National Instruments

  • DC to DC converter basics using Labview on FPGA Control with VHDL

    DC to DC converter basics using Labview 
    I am fairly a novice, that is why simplifications required, before I begin thanks in advancefor them who will response  
    I am designing a DC to DC (Intermediate Bus Converter, a step down BUCK converter, of 24 v input and output 9 v and 5 amp current output), using FPGA controller, I need to program this using VHDL, for which I take LabVIEW, but as I am new so do not have any idea as what are the steps that I need to take for implementation, what types of function that FPGA does in this so that it can generate 24 v and what other mechanisms that have to control inside or outside of FPGA programming and designing that it can give the desired output voltage, if you have any idea about this then I would be glad to receive the steps that are necessary to complete this

    NI supports two Spartan 3E products through either LabVIEW FPGA or MultiSIM, the Digital Electronics FPGA Board (http://sine.ni.com/nips/cds/view/p/lang/en/nid/207​010) and, if you are in academia, the Xilinx Spartan 3E XUP starter board (as linked by Dennis_Knutson).
    Also note that if you wanted to implement some logic in VHDL and have access to that logic in a LVFPGA diagram, you could utilize the Component-level IP (CLIP) fuctionality (http://zone.ni.com/reference/en-XX/help/371599G-01​/lvfpgaconcepts/using_component_ip/)

Maybe you are looking for

  • Ipod sync issues with itunes 11

    Hello, My classic iPod syncs very slowly with iTunes 11, it starts out syncing (2 songs) & then just "sits" with no progress. iPod sofware is up to date, version 1.1.2. Any help appreciated. Thanks Lee

  • How do I transfer my Music and Picture from my Iphone to Ipod?

    I dont know how to transfer my files (picture & music) from my iphone to itouch, I dont get this sync thing.

  • Complete Sorting Criteria Hierarchy for songs/episodes/groups with Classic

    Ok, I have an idea that I think would help a lot of people. Let us begin a thread that tries to explain, in detail, the sorting filters, in order of priority, that the iPod Classic uses to sort its lists of albums, songs, tv episodes, etc., once you

  • ORACLE 8i - Install on win 98

    I downloaded this product and installed as minium. I do this because my machine freezes when the installer tries to create an instance. I went into DOS and ran the "ORADIM" command to set up database. I check the register and all is I prescribed in t

  • Two fixes for EPM 11.1.2.1 with HFM - Default lang. and OHS with HFM.

    FIX-1 – Change so all users get English in HFM. Tiered of wrong language in HFM? Don’t want to change browser defaults for all users? Now you can easily change so all users get English as default (won’t affect Workspace menu). Simple comment out the