FPGA spartan xc3s100e compilatio​n problem

hi!
I've tried to programing with labview to Xilinx spartan3e xc3s100e with Parallel port  kit. I have lot of problem.Because of  the kit has  parallel port. I don't know what to do. I have to do  that. How can i programing this kit. Help me...
I need the following.
-machine name for parallel port.
-port number for parallel port

Hi
Thank you for your answers.
installed programs:
Labview 8.6 professional dev. system
Labview FPGA module for 8.6
Xillinx spartan-3e Labview Driver.
Operation System:
MS windows xp prof. with SP2.
Hardware:
Basys Xillinx Spartan3E- xc3s-100E   FPGA kit (The hardware has a JTAG progamming port. But, parallel port (LPT) cable included).
The Problems :
I constituted a new project according to the document (Getting Started With LabVIEW FPGA ). I didn't have a problem in this step until, I clicked the Run button of the Labview working page.
When I clicked  the run button, Generating Intermedia file window was appeared.it was passed successfully.And then compiling VI for FPGA window was appeared. And, Labview FPGA complile server 8.6.0 was appeared.After a while the Compile was Completed.Later, When I clicked the Run button again, an error window was appeared in Labview  (error code 305001) I attached the view of the error window.
Can not  I download in the my hardware because of, I have the kit which parallel port ? How will I do it ?
Thank you
best regards.
Ercan Cosgun  
Attachments:
fpga1.JPG ‏146 KB
2fpga.JPG ‏28 KB

Similar Messages

  • HELP -FPGA SPARTAN 3E-100 CP132 WORKS WITH LABVIEW FPGA ?

    HI EVERYBODY, IM TRYING TO USE MY FPGA BOARD WITH LABVIEW, BUT I DONT KNOW THAT IF ITS COMPATIBLE, I INSTALLED DRIVERS, FPGA MODULE, AND LABVIEW 2012, IM USING WINDOWS 7 32 BITS, AND AFTER I COMPILE ITS SAID :
    LabVIEW FPGA called another software component, and that component returned the following error:
    Error Code: -310601
    NI-COBS:  Unable to detect communication cable.
    Please verify that the communication cable is plugged securely into your computer and target. Also verify that the appropriate drivers are installed.
    THANK YOU .
    =)
    Solved!
    Go to Solution.

    Hi dvaldez2.
    LabVIEW FPGA does not offer support for any third party hardware, other than the Spartan 3E XUP Starter Kit. Those are probably the drivers you downloaded.
    http://digital.ni.com/express.nsf/bycode/spartan3e?opendocument&lang=en&node=seminar_US
    However, this driver only supports the Starter Kit board itself (http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,790&Prod=S3EBOARD). You can't use the driver with any other FPGA from Xilinx.
    Hope this helps.
    Aldo H
    Ingenieria de Aplicaciones

  • FPGA 2010 sp1 Compilatio​n error - TclTasksC:process_077: Failed to complete.

    Hi, I'm using a cRIO 9076, LabVIEW 2010 sp1, LabVIEW RT 2010 sp1, LabVIEW FPGA 2010 sp1, NI-RIO 4.0, Xilinx Compile Tools 11.5. Everytime I try to compile code I have a compilation error that read as follows (The same error come up if I try compiling a very simple VI):
    Compilation failed due to a Xilinx error.
    Details:
    ERROR:TclTasksCrocess_077: Failed to complete. Please inspect the log and report files.false
        while executing
    "process run "Synthesize - XST""
        (file "C:\NIFPGA\jobs\ErIbY60_RB6swoa\synthesize.tcl" line 20)
    ERROR:HDLCompiler:806 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 64: Syntax error near ",".
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 72: <knumberofdmachannels> is not declared.
    ERROR:HDLCompiler:854 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 29: Unit <pkgcommintconfiguration> ignored due to previous errors.
    Parsing package body <PkgCommIntConfiguration>.
    ERROR:HDLCompiler:688 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 135: Package declaration pkgcommintconfiguration is not yet compiled
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 137: <boolean> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 138: <natural> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 140: <knumberofdmachannels> is not declared.
    ERROR:HDLCompiler:24 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 140: "**" expects 2 arguments
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 141: <maxwidth> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 143: <maxwidth> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 146: <boolean> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 147: <positive> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 150: <knumberofdmachannels> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 151: <maxdepth> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 154: <maxdepth> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 157: <natural> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 158: <natural> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 161: <knumberofdmachannels> is not declared.
    ERROR:HDLCompiler:69 - "C:\NIFPGA\jobs\ErIbY60_RB6swoa\PkgCommIntConfiguration.vhd" Line 163: <numofchannelsused> is not declared.
    Sorry, too many errors..
    -->
    Total memory usage is 136244 kilobytes
    Number of errors   :   19 (   0 filtered)
    Number of warnings :    0 (   0 filtered)
    Number of infos    :    0 (   0 filtered)
    Process "Synthesis" failed
    Start Time: 10:15:58 a.m.
    End Time: 10:16:24 a.m.
    Total Time: 00:00:26,171
    Can someone help me on how to resolve this error?
    Regards 

    Hello CracKatoA
    Did you make some update before this error starts to occur? Or you have never compliled any VI on this computer.
    In case you have compiled any VI previously successfully on this computer, try to reinstall the LabVIEW FPGA module.
    You can also try the following knowledge base:
    http://digital.ni.com/public.nsf/allkb/1F8F94CF0B7D2608862577AF0072662B
    Regards,
    Plínio Costa
    Application Engineer
    National Instruments Brazil

  • LabVIEW FPGA Sine Wave Generator Reset Input Behavior

    I would like to know what the output from the Sine Wave Generator express VI is while the reset input is true, and what happens to the output immediately after the reset input is set false.
    I need to generate a regular sequence of positive half-cycles of a sine wave, with an arbitrary delay between them that is not related to the actual frequency of the sine wave. So my plan is basically to periodically fire a trigger in the fpga software that resets a sine wave generator and directs its output to an analog output until the sine wave goes negative, at which point the analog output is set to 0 until the next trigger.
    Thanks

    Muchas gracias por responder steve.bm
    El problema que tengo es el siguiente, estoy desarrollando un proyecto en el cual uso los conversores DAC y ADC de la  tarjeta FPGA Spartan 3E para lo cual use como base el proyecto que esta subido por la NI que se encuentra en uno de los enlaces que me dejaste,( Lesson 8 - Linking Existing VHDL Code from WebPACK into LabVIEW FPGA) del mismo solo modifique para usar el ADC y el DAC mediante el cual adquiero una señal senosoidal y la tengo que reconstruir, el problema es que como uso un generador de señal de laboratorio al ingresar la frecuencia de muestreo para obtener una buena reconstruccion, la frecuencia se baja lo cual en el proyecto real no podra pasar ya que la frecuencia ya en proyecto final la adquiero de la red electrica publica pero ahora para pruebas estoy con un generador, la verdad no se que pasa porque tiene un retrazo la señal.....
    Te parece si te puedo dejar mi proyecto subido en enlace para que lo revices ??

  • Adquisició​n mediante Labview FPGA

    Un saludo
    Estoy realizando un proyecto en el cual realizo la adquisición de una señal análoga mediante la tarjeta FPGA Spartan 3E de Xilinx, y el procesamiento lo realizo utilizando el ADC y el DAC de la tarjeta mediante el software Labview, para este proyecto use como base los ejemplos de convertidores labview-FPGA en donde se carga el ADC y el DAC respectivamente, tengo un problema ya que al unir los dos VIs (ADC y DAC) la señal de entrada si se muestrea pero al conectar un osciloscopio a la salida del pin donde se encuentra el DAC en la tarjeta FPGA  en el osciloscopio la señal solo varia en voltaje pero no se reconstruye es decir no sale la onda senoidal que se ingresa. Para esto estoy ingresando una señal senoidal de 1,5V a 60Hz quisiera saber si me pueden dar una ayudita en esto la primera inquietud que tengo es que a lo mejor no se si el DAC maneja la misma frecuencia que sale del ADC es decir el periodo de muestreo del ADC debe de ser el mismo en el DAC o algo tiene que variar en esto
    Gracias

    Un cordial saludo, me perdi un rato investigando al respecto de mi proyecto, le comento la tarjeta que estoy usando es la FPGA Spartan 3e mediante Labview quiero realizar una interface en donde adquiero una señal analoga con la tarjeta mediante el ADC de la tarjeta y lo muestro por el DAC que tambien tiene la FPGA, basicamente los dos programas los tengo por separado, y al provarlos por separado no me dan ningun inconveniente, pero al unirlos ya que necesito unirlos para que realice el muestreo y envie los datos el ADC al DAC las dos señales no se me generan , segun averigue me dicen que como tanto el conversor ADC como el DAC utilizan comunicacion SPI no puede estar activa esta comunicacion al mismo tiempo, es decir para el ADC como para el DAC asi que me sugerian que desconecte el ADC mientras funciona el DAC y viceversa. Listo al respecto mi pregunta es si existe la posibilidad de ir almacenando un número de n muetras para el rato que desconecte el ADC pueda enviar estas muesras almacenadas para precentarlas por medio del DAC

  • LED Blinking (FPGA)

    Hey,
    I recently got this FPGA (Spartan 3E Starter Board) and I am trying to blink an LED at 10Hz using LabView kind of like a "hello world" type thing. I've tried a lot of stuff including square wave generation, however the furthest I've gotten is turning the LED on, I've never been able to blink it at 10Hz. I was wondering how one would go about doing this, possibly with an example or reference attached.
    Thankyou in advance!
    Obnauticus

    Hi Obnauticus,
    The digital controls for the starter board show up just like DIO lines would for any RIO module. In your LV project, navigate to your FPGA target and select the input you want to drag into your FPGA VI. Then use those outputs to program your FPGA VI.
    Just to give you a heads-up, those triggers are not de-bounced. That means you could get several rising edges per press of each button due to bouncing. That will require some experimentation on your part to handle multiple triggers, triggering problems, etc. LED's are just digital outputs. The names of those DIO channels should correspond to the names printed on the starter board.
    Please let me know if you have any more questions. Thanks!
    Dan Richards
    Certified LabVIEW Developer

  • FPGA compiler Server status says idle but Status says compiling VHDL

    when i compile my FGPA vi file , after some time in the compile server window "Server status" shows "idle.." but the status box shows "Compiling VHDL".
    It stays in this condition for a long time about 30 mins. Why is this happening? I am also attaching the screenshot of the compile server.
    FPGA vi i am trying to compile is the Sine Generator.vi which was there in examples under FPGA Fundamanetals->Analysis and Controls.
    Attachments:
    compile server.JPG ‏59 KB

    I am attaching the block diagram of the fpga vi. It is a sine generator example which was in the labview examples folder.
    I am seeign this behaviour only when i compile this fpga vi. I have compiled other fpga vi's without any problem.
    Attachments:
    fpga vi for sine genrator.JPG ‏127 KB

  • Creating Labview Host DLL for FPGA

    I have created a DLL for the FPGA host VI.
    The host VI neads a loop to keep the FPGA running in labview but a call to the DLL function will not return while the loop is running.
    If I change host VI to one shot I asume that the FPGA start and stop with each call.
    I could load FPGA vi into flash set to run but I think that it will stop after first call from DLL.
    Seem like a catch 22.
    Thanks

    I found that I could run without the loop OK by closing the FPGA reference but not stopping the FPGA card running.
    My problem now is, that the DLL does not seem to work.
    I included a control updating an indicater and exported just those peramiters in the DLL but I can not get it to work with Borland C++Bulder 5.
    Other DLL's that I create with Labview work OK.
    Is there a broblem creating DLL's from host vi?

  • Fpga:timin​g violation

    Hola,
    Dispongo de un cRIO 9074, con una FPGA spartan-3 2M. He diseñado una VI para generar una chirp desde la FPGA. La primera compilación no me generó error alguno, sin embargo, después he añadido la función de interrupción (adjunto VI), y por lo tanto un "sequence", y me ha dado error temporal (adjunto imagen con el error). Es extraño, porque la ocupación de la FPGA es baja (adjunto imagen con el resumen). No comprendo las ventanas donde se informa de los errores.
    1.- Qué significa Non-diagram component? A qué ahace referencia?
    2.- En base a qué se calculan los valores que aparecen en Cloks Maximun (Mhz)?
    Se que para mejorar los tiempos hay que hacer pipeline, pero me gustaría comprender el origen de estos errores. He buscado información pero no doy con ella,
    Gracias,
    Attachments:
    error con irq.jpg ‏149 KB
    ocupacion.jpg ‏53 KB
    chirp_FPGA.vi ‏48 KB

    Hola aino!
    Antes de nada, para conseguir que tu VI compile, te paso un link:
    http://digital.ni.com/public.nsf/allkb/EE940C191DD​CE9CE86256E5500783A4D?OpenDocument
    Después, lo primero que resalta de tu VI son los puntos de coerción (puntos rojos pequeños a la entrada). Para evitarlos, podrías poner todos los controles con la misma representación.
    Para entender mejor lo que preguntas, hay un artículo en la ayuda de LV que te puede ayudar mejor que yo. El artículo se llama Timing Violation Analysis Window (de hecho hay un link a otro artículo que se llama Fixing Timing Violations que te puede ser de ayuda).
    Ese parámetro del Clock Maximum se calcula con el la frecuencia de reloj mínima que necesita un determinado componente y la frecuencia máxima que tu placa le puede dar.
    Espero haberte sido de aydua, un saludo!!
    Applications Engineer - Certified LabVIEW Developer & Certified TestStand Developer

  • How to program the FPGA with compact flash without using IMPACT

    hi;
    I want to load my download.bit generated by the EDK tool in the compact flash to program the FPGA (spartan 3a for dsp),
    please anyone help me to program my FPGA (spartan 3a for dsp) using the compact flash without using IMPACT

    check if the following link helps
    http://www.xilinx.com/products/intellectual-property/xps_sysace.html

  • No Project Spartan

    I installed Windows 10 Technical Preview 10049. This is the third computer that I have installed it on. The other have Spartan on them no problem. This Toshiba laptop, does not have it on it. Its not a big deal. I really as of do not even use Spartan on
    the other two. I would just like to know how, or if I can install it if I wanted to. Thanks. 

    I installed Windows 10 Technical Preview 10049. This is the third computer that I have installed it on. The other have Spartan on them no problem. This Toshiba laptop, does not have it on it. Its not a big deal. I really as of do not even use Spartan
    on the other two. I would just like to know how, or if I can install it if I wanted to. Thanks. 
    Click the Start button > left side, click All apps > look under P.
    Do you see Project Spartan ?
    If yes, right click at it > pin it either to Start or to Taskbar.

  • Spartan.exe

    Spartan.exe
    I have an app called Spartan multi clipboard. It runs error free on all versions of Windows from Xp to 8. On Windows 10, it crashes (Spartan has stopped working) whenever it calls the Windows API function GetSaveFileName&() This is the Windows error
    log entry….
    Faulting application name: Spartan.exe, version: 9.0.0.3, time stamp: 0x5253bf93
    Faulting module name: iertutil.dll, version: 11.0.9879.0, time stamp: 0x5458560e
    Exception code: 0x80000003
    Fault offset: 0x001f187e
    Faulting process id: 0x16c
    Faulting application start time: 0x01d00d9f97f0c552
    Faulting application path: C:\Program Files\Spartan\Spartan.exe
    Faulting module path: C:\Windows\System32\iertutil.dll
    Report Id: d9b5a5ba-7992-11e4-80bf-6c626d705c12
    Note the faulting module name!
    Now the weird stuff….
    This crash only occurs when the program is compiled to the executable file name Spartan.exe. If I compile the same code to any file name other than Spartan.exe. The problem does not occur.
    Is this something to do with your new Spartan browser?

    Thank you for replying but you seem to have missed the point. The fault does not occur because of anything in my code. The fault occurs because my executable filename is Spartan.exe. Windows 10, however unintentionally, is acting as malware and interfering
    with my module simply because if its module name.
    I can only guess, but I assume this behaviour is because the next MS browser is to be called Spartan and that it will also have the executable name Spartan.exe. This is not acceptable practice.
    It is clear that your Spartan.exe and my Spartan.exe are not going to co-exist under Windows 10. One of us is going to have to change our executable name. As neither Windows 10 nor the Spartan browser have yet been released, the simplest solution would be
    to change the executable name of the Spartan browser: perhaps MS_Spartan.exe. I on the other hand have a large existing user base. Supplying them with a replacement would be expensive and I would expect Microsoft to compensate me.

  • FPGA: Xilinx Versions supported by Linux Version

    We do projects that cover many different versions of LabVIEW and therefore LabVIEW FPGA.  We recently setup a Linux Compile Worker and a Compile Farm Server.  We would like to use this worker for as many types of compiles as possible.  To this point we've been able to find 13.4, 13.4(64-bit), 14.4, and 14.4(64-bit) Xilinix tools for the Linux compiler worker.  Are the other Xilinx compile toolkits that have been used by LabVIEW FPGA available?  More specifically I'm looking for 10.1, 12.4, and 12.4(64-bit).
    Thanks,
    Andy

    Hi TJ,
    Thanks a lot for your efforts! Following your suggestions I tried Centos 6.6 with the following results:
    I installed a VM with the "CentOS-6.6-x86_64-netinstall.iso" and chose the "Software Development Option". After system setup I installed all availlable updates. Giflib seems to be included in the "Software Development Option":
    [root@localhost rs6082]# more /etc/*-release
    /etc/centos-release
    CentOS release 6.6 (Final)
    [root@localhost rs6082]# uname -r
    2.6.32-504.16.2.el6.x86_64
    [root@localhost rs6082]# yum install giflib
    Loaded plugins: fastestmirror, refresh-packagekit, security
    Setting up Install Process
    Loading mirror speeds from cached hostfile
     * base: ftp.fau.de
     * extras: centos.bio.lmu.de
     * updates: ftp.halifax.rwth-aachen.de
    Package giflib-4.1.6-3.1.el6.x86_64 already installed and latest version
    Nothing to do
    After that I installed compile worker for LV2013SP1 (Xilinx 14.4) and tested it with a compile of an empty FPGA-VI. Connection to FPGA compile server worked without problems. But compilation worked only after installation of the additional packages from your other post:
    yum -y update glib2 libuuid
    yum -y install glibc.i686 libstdc++.i686 libgcc.i686 libuuid.i686 zlib.i686 glib2.i686 libSM.i686 libXi.i686 libXrender.i686 libXrandr.i686 freetype.i686 fontconfig.i686
    Then I installed LV2014SP1 (Xilinx 14.7) and again it killed the older version ...
    The Xilinx 13.4 - Tools are to my knowledge part of LV2012SP1. I haven't been able to install this version due to the problems described in this post.
    I did not try your suggestion there to build the mono-packages from source so far. I assume I tried with the wrong installer, meant for RHEL5.6. Download of Xilinx13.3 SP1 still needs some hours...
    I try your combination 13.4 + 14.7 as soon as possible.
    Regards
    Reinhard

  • LV FPGA program development without hardware

    I am trying to evaluate an NI FPGA solution to a control problem. I have the LV FPGA software module
    through our university license, but I don't have the
    hardware. I want to be able to develop a LV vi and
    debug it without the hardware. But LV won't let me
    create the AI, AO, etc. blocks without the hardware,
    even though the FPGA example code does run with those
    blocks in LV. Is there some way to work around this?

    When you have the LabVIEW FPGA module installed, you should be able to target a RIO device in LabVIEW even if you don't have the hardware installed. To change targets in LabVIEW, click the Execution Target pulldown menu in the LabVIEW splash screen or got to Operate>>Switch Execution Target...
    Once you are targeted to a RIO target the functions palette on the diagram will change and give you the FPGA specific functions including AI, AO, DIO, etc.
    Christian L
    Christian Loew, CLA
    Principal Systems Engineer, National Instruments
    Please tip your answer providers with kudos.
    Any attached Code is provided As Is. It has not been tested or validated as a product, for use in a deployed application or system,
    or for use in hazardous environments. You assume all risks for use of the Code and use of the Code is subject
    to the Sample Code License Terms which can be found at: http://ni.com/samplecodelicense

  • ISE 14.7: WARNING:1176 - what is it?

    Hello all!
    I have some problem with understanding of WARNING:1176 from ISE (text is below). It's a warning, not error. But it seems that ISE-project doesn not work properly in FPGA Spartan-6. Google-serach finds nothing about it.
    May be somebody can understand this warninng or give me link please.
    Thanks all in advance.
    Regards, Eugen
    P.S.: Typical text of warning:
    WARNING PhysDesignRules:1176 - Issue with pin connections and/or cjnfiguration on block:<memZn/Mram_ram_Zn7>:<RAMB16BWER_RAMB16BWER>. The block is configured to use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
    "

    Usually you can ignore this warning.  It occurs when you use 9, 18, or 36 bit wide block RAM components but don't use all of the bits.  For example using memory as 8, 16, or 32 bit wide.  The message "configured to use DIBP0" often means that you have tied this bit off.  This could happen in your own code or in a CoreGen block.
    If your code is not running correctly, this is not likely to be the reason.

Maybe you are looking for