Logical Analysis...

Okay,
I have two different SQL statements, that logically I think should be identical, but then again I'm not the expert so I've come here.
Prep Table:
create table count_table as (
  pcount number(12),
  ccount number(12)
insert into count_table
  (pcount, ccount)
  values (0,0);
update count_table
  set pcount = (select count(*) from ptable);
update count_table
  set ccount = (select count(*) from ctable);This is a table I create to simply my count percentages for the following two select statements:
1:
select /*+ USE_HASH(c inp) */
  count(distinct c.c_id)
from
  customer c inner join (
    select
      c_ID,
      pnum1,
      row_number() over (order by pnum1 desc) rna,
      pnum2,
      row_number() over (order by pnum2 desc) rnb,
    from ptable
  ) inp on (i.c_id = inp.c_id)
where
  (pnum1 > 0 and rna <= (select pcount * 0.15 from count_table)) or   
  (pnum2 > 0 and rnb <= (select pcount * 0.15 from count_table));2:
select /*+ USE_HASH(c pt1 pt2) */
  count(distinct c.c_id)
from
  customer c left join (
    select c_id from (
      select c_id, row_number() over (order by pnum1 desc) rn
      from ptable
      where pnum1 > 0
    ) where rn <= (select pcount * 0.15 from count_table)
  ) pt1 on (c.c_id = pt1.c_id)
  left join (
    select c_id from (
      select c_id, row_number() over (order by pnum2 desc) rn
      from ptable
      where pnum2 > 0
    ) where rn <= (select pcount * 0.15 from count_table)
  ) pt2 on (c.c_id = pt2.c_id)
where
  pt1.c_id is not null or
  pt2.c_id is not null;Now, #2 is very straight forward, in that in two different sub-select statements, i retrieve the top 15% of entries in the ptable, but then I Left join them to the customer table. So I should have all of the entries in Customer table, all the entries of PT1 that match Customer, and all the entries of PT2 that match customer. By limiting the select to where either pt1.c_id or pt2.c_id is not null, it is the same as doing to seperate select statemetns with INNER JOINs between Customer and the individual PT# tables, and then UNIONing the two results.
However, in #1 I was trying to eliminate some of these steps by taking advantage of the analytical function row_number(). i was trying to basically grab the top 15% of each number in the table, without the need for multiple select statements. No real reason but because i could, and wanted to try. However, the two select statements yield slightly different counts each time. I'm wondering if anyone could give me some insight into the logic as to why.
(as always, I deal mostly in theory and work out the specifics on my own)
Thanks
Jaeden "SIfo Dyas" al'Raec Ruiner

Was I the only Programmer to start using SQL?
I am really confused why every time i post a question, people start asking about data. What does Data matter? I've stated it's two numerical fields, and the lack of quotes around other values mean they are all numerical. So the data could be anything. Just imaging that pcount is 10000, and pnum1 and pnum2 are 10000 random numbers between 0 and 1000.
What I'm looking for is an analysis of the logic, which operates on the data, but as a Programmer you never care about the data, as long as the logic is pure no matter what the data is it will work the way the logic was design. So far, SQL has followed suit in this axiom, so I keep thinking of SQL as a process of logic, not data.
Now, Granted:
    select c_id from (
      select c_id, row_number() over (order by pnum1 desc) rn
      from ptable
      where pnum1 > 0
    ) where rn <= (select pcount * 0.1 from count_table)In this code, I am removing the Zero (0) values from the query, before the analytic function is calculated. Meaning, that if i have 10000 values, and say 200 of them are 0, then the resulting values of RN will be 1 to 9800, or i can't add, and since we have it limited to 10% of 10000, i should (and do) get 1000 entries returned.
Second Set:
    select c_id from (
      select c_id, row_number() over (order by pnum2 desc) rn
      from ptable
      where pnum2 > 0
    ) where rn <= (select pcount * 0.1 from count_table)Let's say that pnum2 also has 200 that are 0, but 50 of them are different than pnum1, and of the 1000 rows returned by pnum2, 500 of the c_id's are returned by pnum1, so we should get a ballpark base count of 1500, 500 shared, and 500 each individual.
Now in the other one, i've updated it somewhat, thinking about what you said that the analytical function fires before the 0's are removed.
select * from ( 
  select
      c_id,
      pnum1,
      case pnum1 when 0 then 0 else row_number() over (order by pnum1 desc) end rna,
      pnum2,
      case pnum2 when 0 then 0 else row_number() over (order by pnum2 desc) end rnb
  from
      ptable
where
  (rna > 0 and rna <= (select pcount * 0.1 from count_table)) or
  (rnb > 0 and rnb <= (select pcount * 0.1 from count_table))Now, logically, given the same values from above, rna should again equal 1-9800 for both of the rna and rnb columns, with the remainder just equal to 0, so I still have 10000 values. RNA should be 1 to 9800 based upon the descending order of pnum1 and RNB should be the same for the descending order of pnum2. Yes they'll be different per each c_id, but i would still get the same cross section of two values. the 0s are always the largest row numbers, since the order is desc based upon the appropriate field.
So by limiting what i return from the inner select statement to be only when RNA is not 0 and within the 10% of the total count, and the same for RNB, logically that says the OR acts like a UNION. 500 of pnum1/RNA's c_id match 500 of pnum2/RNB's c_id, and then 500 a piece should still equal 1500.
What I need to know is why it doesn't?
      row_number() over (order by X desc)that calculates 1,2,3,4 based upon the values of X going 5,4,3,2,1,0,0,0,0,0. So why would putting one row_number() in the same select as another have any effect on the final result?
Effectively I don't see a difference between the first two select statements and:
    select c_id from (
      select c_id, pnum2, row_number() over (order by pnum2 desc) rn
      from ptable
    ) where
            rn <= (select pcount * 0.1 from count_table) and
            pnum2 > 0Primarily because i'm counting via row number, 1-10000, and the last rows, 9800-10000 are are all pnum=0, but since 9800-10000 is NOT <= 1000 why should it care?
So, I actually tested it, and i was right, either having the pnum2 >0 on the inside or outside yields the same results. So why does it not quite match when there are multiple analytical functions in the same select statement?
Maybe i'm not exactly understanding what row_number() does, and that might be my problem.
Thanks for your time,
Regards,
Jaeden "Sifo Dyas" al'Raec Ruiner

Similar Messages

  • How to use the Logic Analyser layout in Vivado 2015.1

    Hi,
    I found this quite annoying after upgrading to vivado 2015.1. Whenever I use debug signal, it will bring me to the new logic analyser layout as shown below after bitstream is downloaded. The tiny waveform window, however, is barely useful. So I have to maximize the waveform window every time after downloading, which will disable the trigger window. But then when I want to add trigger probes, I couldn't find an easy way to get to the trigger setup window again, so I have to reset dashboard, then set trigger, then maximize the waveform window again... Can anyone send me some pointer of how to efficiently use the new layout. Also, the scroll bar of the signal name in the waveform window is not available any more. This is also annoying as my signal names are quite long and I have to make sure the panel is wide enough to show the name, otherwises it will be like /topmodule/submodule/....._V.
    Jimmy
     

    Hi Lior,
      The scroll bar is replaced with a feature (Elide Settings) that shortens the name of the probes to fit into the column size you select.
    If there’s enough space in the column, obviously its setting has no effect, and you see the entire probe name.
    If there’s not enough space, then based on this elide setting, the probe name will fit in the column either from the beginning, middle, or end of the probe name (see the attached image).
    This way it's easier for the user to see the portion of the probe names that they need without having to scroll left or right.
    This settings is inside the waveform option on the left side of the waveform viewer as you see in the images. 
    Hope this helps.

  • 16-bit logic analyser style display?

    I need to display up to 16 bits of binary (1 or 0) data simultaineously on 16 separate graphs. I've tried stacking but this looks poor and labels for each bit cannot be shown next to the curve. Can anyone suggest a simple LabView control solution, please?

    Thanks for your quick response. I tried your first suggestion before asking the question, but wasn't entirely happy with the result. It was slow to perform the array changes and I couldn't easily add a label to each waveform. I don't yet feel sufficiently competent to attempt the second suggestion. The best answer I have now is to move to LabView version 6 that includes the control I need.

  • Upgrade to 6.0i from 4.1 causes timing and other changes

    I have recently installed 6.0i and want to continue development of the system I started on 4.1. The system is much, much slower on 6.0i and acts differently then on 4.1. A quick(hopefully) overview of the system:
    I'm using a PC-DIO-96. The system consists of three main VIs. 'IO test Program.vi' is the user interface and takes care of calling the other VIs and displaying the results. 'init pattern check.vi' is the first part of the test. It will receive a walking 1's pattern from the outputs of the UUT. It compares it with a spreadsheet file and verifies that the outputs of the UUT can be used for the second part of the test. The outputs from the UUT are simulated from a pattern generator within 'init pattern check.vi' and looped from port 3 to port 0 physically, as the UUT is not available yet. The second part of the test is done using 'command mode.vi'. It receives a 8 bit number from the UUT (also generated by the program itself for now) and de-multiplexes it to the 64 output bits which go back to the UUT. The command FF means the test was successful, FE is a failed test. These can be generated as well to simulate.
    Okay, now the system ran fine on 4.1. My test pattern could go as fast as 7 ms with a timeout of 500ms in the sub VI, or if I ran it from the top VI, it would need to be 5000ms to be reliable (unless the sub vi window was open in the background, then 500ms worked as well). When I converted them to 6.0i, the warnings I received all concerned data range coercion, which I didn't know I was using, so it shouldn't make a difference. The system now runs extremely slow. Just changing from the front panel to the block diagram takes about 4 seconds, where in 4.1 it didn't take more than .5 sec. When running from the top VI, every second time you run the test, all the bits fail. This shouldn't happen, and I can't figure out why. In the second part of the test, while watching with a logic analyser, bit 64 seems to be stuck on almost all the time.
    I'll attempt to attach the files to this message. By the way, this is my first attempt at using LabView for anything, so if it looks like a beginner did it, it's true. Any help or advise you could offer would be greatly appreciated.

    Craig Nowak wrote:
    >
    > I have recently installed 6.0i and want to continue development of the
    > system I started on 4.1. The system is much, much slower on 6.0i and
    > acts differently then on 4.1. A quick(hopefully) overview of the
    > system:
    >
    > I'm using a PC-DIO-96. The system consists of three main VIs. 'IO test
    > Program.vi' is the user interface and takes care of calling the other
    > VIs and displaying the results. 'init pattern check.vi' is the first
    > part of the test. It will receive a walking 1's pattern from the
    > outputs of the UUT. It compares it with a spreadsheet file and
    > verifies that the outputs of the UUT can be used for the second part
    > of the test. The outputs from the UUT are simulated from a pattern
    > generator within 'init pattern c
    heck.vi' and looped from port 3 to
    > port 0 physically, as the UUT is not available yet. The second part of
    > the test is done using 'command mode.vi'. It receives a 8 bit number
    > from the UUT (also generated by the program itself for now) and
    > de-multiplexes it to the 64 output bits which go back to the UUT. The
    > command FF means the test was successful, FE is a failed test. These
    > can be generated as well to simulate.
    >
    > Okay, now the system ran fine on 4.1. My test pattern could go as fast
    > as 7 ms with a timeout of 500ms in the sub VI, or if I ran it from the
    > top VI, it would need to be 5000ms to be reliable (unless the sub vi
    > window was open in the background, then 500ms worked as well). When I
    > converted them to 6.0i, the warnings I received all concerned data
    > range coercion, which I didn't know I was using, so it shouldn't make
    > a difference. The system now runs extremely slow. Just changing from
    > the front panel to the block diagram takes about 4 seconds, where
    in
    > 4.1 it didn't take more than .5 sec.
    This issue sounds like the PC is busy. Make sure that each loop has a
    delay in it. Once that is fixed, other parts may work better.
    Mark

  • Save As = spinning beach ball = freeze = what the!

    Short Story: in various applications, at various times, the program stops responding and Force Quit does not work. Usually this occurs when using the SAVE AS function.
    Long Story. I have an eMac G4 that was running 10.3.8. it was networked at home via airport with an eMac, TiPB and Cube. All was good. Then we moved. I reestablished my home network, but this time will all 'puters hooked up via ethernet. My eMac then started experiencing bad behavior. For example, iDVD would hang when burning a DVD. Or, MS Word would hang when printing to PDF. Or when i tried using save as. Force Quit would appear to work, forcing the window to close. but the dock would still show the program open. when i return to Force Quit, the offending program would be there in red (not responding). Other open programs would then do same thing. only recourse would be to do a hard restart.
    i bought 10.4.3 (family pack) and upgraded all 'puters. Same problem.
    i ran disk utilities to both repair permissions and repair disks. Same problem.
    i bought disk warrior and ran it several times. same problem.
    i tried some shareware, YASU 1.3.5. Same problem.
    i have trashed preferences for all programs. Same problem.
    i have NOT bought Tech Tool Pro. Should I?
    i have not run any virus software detection/protection. Should I?
    i do not think it is a RAM problem, although i have only 512m. the problem manifests itself whether only one or multiple programs are open.
    the problem is not occurring on the networked 'puters.
    my wife has even began suggesting we buy a PC. that is how bad this is. any ideas

    i do not have a .mac account. i checked my preferences on that point and confirmed there is no effort to sync with iDisk.
    i am only user (account) on this eMac. So i do not have a basis for compaing other users. i may set up a dummy account (other dummy?) to test this theory.
    i checked my energy saver prefs. i had computer and display set to Never sleep. i had the box checked to put disk to sleep when possible. i have now unchecked that box.
    i also have just downloaded update to 10.4.4. so, i will try that.
    any other ideas, most appreciated. i am especially interested to know if there is software to look for possible virus infection that might cause this. since it happens randomly, i suspect it might be some bug (not sure if that is logical analysis on my part)
    steve

  • "Save as..." hang on long PDF with annots.api plugin enabled

    Hi,
    I am not a regular Acrobat user but I have been attempting to use it recently to process some fairly long PDF files with up to 20K pages which weigh in at 50MB.  I thought I'd share something interesting I have discovered with the community.
    What I found is that the larger the file (not sure whether it is the number of pages, number of bytes or something else) the longer it takes for the "Save as..." dialog box to appear.  Then, when the filename has been chosen (just saving as a normal PDF) the amount of time before the progress bar appears also seems to get longer for longer files.
    In fact while the save as box is getting ready and while the progress bar is not yet showing, Adobe Acrobat seems to hang and stop responding.  We found that disabling plugins entirely (by shift clicking to open the document) eliminated entirely even for large documents.  We then narrowed it down to a specific plugin called annots.api.
    My questions for the community are: 
    Is this a known issue with annots.api?
    What does annots.api actually do?
    This seems to be the same for Adobe Reader X (Windows 2012), Adobe Acrobat X (Windows XP), Adobe Reader 11 (Windows 7), Adobe Acrobat XI (Windows 8) and Adobe Acrobat (Windows XI).
    Thanks,
    James
    P.S. If somebody from Adobe want help to recreate the issue, I can provide some sample PDF files that clearly illustrate the issue and snow a possible polynomial performance curve.

    i do not have a .mac account. i checked my preferences on that point and confirmed there is no effort to sync with iDisk.
    i am only user (account) on this eMac. So i do not have a basis for compaing other users. i may set up a dummy account (other dummy?) to test this theory.
    i checked my energy saver prefs. i had computer and display set to Never sleep. i had the box checked to put disk to sleep when possible. i have now unchecked that box.
    i also have just downloaded update to 10.4.4. so, i will try that.
    any other ideas, most appreciated. i am especially interested to know if there is software to look for possible virus infection that might cause this. since it happens randomly, i suspect it might be some bug (not sure if that is logical analysis on my part)
    steve

  • LabVIEW developer seeks short/medi​um term contract work in UK/EU

    Hello All,
    I am an ambitious and hardworking LabVIEW developer who is available for short/medium term contract work in the UK/EU. My formal qualifications consist of a bachelors and masters degree in electronic engineering. I am permitted to work without restriction in the UK/EU, and am available from Monday 2008/01/14 onwards.
    My previous experience includes two years as a Research and Development Engineer, where I was responsible for the design and implementation of a host of LabVIEW software suites for a flexible DSP based telecommunications test platform.
    Following that I experienced two exciting seasons working at the pinnacle of motorsport as a Test and Calibration engineer for a Formula 1 team. My duties included improvement and design of new automated test systems (LabVIEW based) for the on car sensors.
    Currently I am in the last week of a contract that is involved in the design and implementation of an automated test system for the semiconductor industry (NDA prevents me from divulging any more information).
    My four years of LabVIEW experience, coupled with my strong traditional programming skills and natural logical analysis, and the desire and willingness to put in 110% sets me in good stead to tackle any engineering challenge that I am presented with.
    If there are any roles that may prove suitable, I would be very interested in hearing about them. My CV is available on request.
    Best regards
    Neil
    nrp
    CLA

    Hi Neil,
    Hope you are doing well! Is it possible for you to contact me? My email is in my profile.
    Adnan Zafar
    Certified LabVIEW Architect
    Coleman Technologies

  • BIzarre!? - Peaks of audio file higher in the negative side...

    I've just been recording some bass today through my Avalon 737 into a Metric Halo ULN-2....
    When i look at the audio file in sample editor it seems that the peaks are noticeably higher on the negative side of the waveform. - The file 'clipped' and reached (-100) many times but only (+100) on a handful of occasions...
    Is this normal or is there something wrong with the preamp or audio interface?
    many thanks
    J

    RoughIsland wrote:
    Hello again,
    Ok, I've done a quick test today for two things:
    1. DC offset - logic analysed the tracks and said 'no dc offset found'. Although the troughs seem to be noticeably bigger than the peaks at the start of the notes, towards the end of the notes (bass gtr) the peaks were higher than the troughs. - i suppose this cancels out over the duration of the full note?
    Then you do NOT have and DC voltage issues. From now on, IGNORE any and all comments on DC offset. You don't have any. This is a good thing.
    2. However, I've looked at every note and each one starts with a trough when first plucked - so assume i have -ve phase in my setup from what you previously said - this is the case with both the preamps in the ULN-2 and with the Avalon 737 as a pre and using the ULN2 as just an AD convertor.
    I suspect bad wiring. Check the wiring for your equipment, and FOLLOW what the mfr recommends you should use for their equipment.
    MOST (99%) of gear that has BALANCED wiring, is wired as follows:
    For an XLR connector :
    PIN 1 = GROUND
    PIN 2 = COLD voltage.
    PIN 3 = HOT voltage.
    For TRS (1/4" Tip-Ring-Sleeve) connectors:
    SLEEVE = GROUND
    RING = COLD voltage.
    TIP = HOT voltage.
    Cheers
    Is there anyway that I could reverse the phase that's coming from the ULN 2 going into the computer?
    Yes. Re-wire your setup. Someone is not playgin nice with the pinouts...
    I can only assume negative phase in the audio files would be a problem if the > software instruments produce positive phase audio when playing?
    Absolutely. this is probably why, when you mix, some notes sound thin, while others sound too big and boomy. And you have to do extreme EQing to correct the issue.
    Does that make any sense?!
    It does to me.
    thanks again for all your help,
    J
    Cheers

  • How do I synchronize two 6534 devices to output 45 bit pattern?

    I am using a PXI chassis with two 6534 cards. I am generating a 45 bit wide data pattern and sending 32 bits per update to one device buffer and 13 bits to the other. However my trigger is an external clock that is always running. This means that the data is sent to the outputs as soon as it arrives at the device buffer. On a logic analyser i've seen that the data is not in sync. I therefore need to make sure that the data on each channel is synchronized. How can this be done?

    Coxy
    Is it that you want to make sure the two 6534 moduals are in sync sending out the data? If this is the case, and you're doing pattern I/O, you can use the same clock for both moduals. (This can be done internally routing one clock to the a RTSI line.) Let me know if I am understanding your application wrong.
    Brian

  • How to show and hide plots which are stacked and plotted on the one graph?

    I am currently designing a Logic Analyser with 8 channels. These are plotted on a graph, stacked on top of each other. The user is able to select which plots he/she wishes to examine (i.e 1,4,6). I need to figure out how to hide the plots not required and show the plots needed.

    Hi,
    Did u say stacked?? then you must be using a chart not a graph
    Nevertheless, as Unclebump has suggested, here is a Vi to give you an idea on how to use active plot and visible property nodes
    Build on it to hide/show plots
    Regards
    Dev
    Message Edited by devchander on 01-24-2006 06:09 AM
    Attachments:
    plot.vi ‏176 KB

  • My ipad on the new ios7 is working very slow wifi

    my ipad on the new ios7 is working very slow on wifi and so is my iphone 5 any suggestions?

    A solution has been found thanks to a couple of hours on the net and logical analysis.
    It seems my email provider BT has changed their mail client to Outlook 365. They have started my migration, hence I cannot send mail from home wifi, and will complete after a few days.
    If anyone reading this in the UK and has the same issue then follow this link for setup of the new system.
    http://btbusiness.custhelp.com/app/answers/detail/a_id/18751/c/2048/

  • Intermittent Service Drops (Evenings) - SE1

    Dear BT Forum:
    For the past month, I have been having significant issues with my BT Broadband service.  (My exchange is Southwark, London for reference.)  In short, during the mornings (8, 9am), the broadband works fine (meaning, I am receiving approx 5 mbps when the connection is functional).  However, during the evening (6-11pm approx), my speed drops to a near standstill.  Using the BT wholesale website, it shows download speeds ranging from 0 to 0.05 mbps).  Connecting the "main BT plug" or other plugs makes no difference in performance.
    This basically has left us without internet, and we are unable to work, during the evenings, which has become a major issue.
    I have contacted BT technical support numerous (10 or so) times, and have spoken with both Level 1 and Level 2 technicians, have scheduled callbacks which do not occur, and am forced to re-explain my issues each time.  Ultimately, the technicians tell me that from their end, my line speed is within acceptable limits (5 mpbs+) and they cannot help me any further.
    Based on a my novice high level logical analysis (slow at night, ok in the morning), it appears that there is a capacity issue during the evening, however, the technical support team is unable to identify any such issue.
    As much as I would like to stay with BT, I am really at the end of my rope!  Before am forced to break my contract and find an alternative provider, I wanted to ask if the forum moderators might be able to assist me.  If so, please let me know what information you would require to proceed.
    I greatly appreciate any help anyone might provide.  As you can imagine, this issue has reached an untenable peak. 
    Many thanks in advance!

    1. Best Effort Test:  -provides background information.
    Download  Speed
    0.46 Mbps
    0 Mbps
    7.15 Mbps
    Max Achievable Speed
     Download speedachieved during the test was - 0.46 Mbps
     For your connection, the acceptable range of speeds is 2 Mbps-7.15 Mbps.
     IP Profile for your line is - 7.28 Mbps
    2. Upstream Test:  -provides background information.
    Upload Speed
    0.87 Mbps
    0 Mbps
    0.83 Mbps
    Max Achievable Speed
    Upload speed achieved during the test was - 0.87Mbps
     Additional Information:
     Upstream Rate IP profile on your line is - 0.83 Mbps
    This test was not conclusive and further testing is required.This might be useful for your Broadband Service Provider to investigate the fault.
    If you wish to carry out further tests,please click on 'Continue' button.If not, please close the window using 'Exit' button and contact your ISP for further assistance with these results.

  • Need a Tip Guys Thanks

    ok say i was playing with my soft synths within Logic ok. I turn the Metronome off because i wanna jam freestyle. so i'm playin around and come up with a nice lick. i loop the lick and use the adjust tempo using region lenth and locators and it slows down what i played and sets the tempo mad slow. like it doesn't work or something, i dunno. all i wanna do is freestyle on the keys and loop it having logic set the tempo. should be easy enough but so **** hard to do... i've been trying forever to have that kind of workflow. it kinda ***** having to lay a lick to an already predetermined tempo, it kills the vibe and naturalness yaknow? anybody? thanks
    W

    ok say i was playing with my soft synths within Logic
    ok. I turn the Metronome off because i wanna jam
    freestyle. so i'm playin around and come up with a
    nice lick. i loop the lick and use the adjust tempo
    using region lenth and locators and it slows down
    what i played and sets the tempo mad slow. like it
    doesn't work or something, i dunno. all i wanna do
    is freestyle on the keys and loop it having logic set
    the tempo. should be easy enough but so **** hard to
    do... i've been trying forever to have that kind of
    workflow. it kinda ***** having to lay a lick to an
    already predetermined tempo, it kills the vibe and
    naturalness yaknow? anybody? thanks
    W
    Hi Elconte,
    If you do NOT want to play to a click,then to me the best thing is to play the whole song "wild" ie no click.then you can turn your virtual instrument into an audio file.The next step is to have Logic analyse the tempo of THAT whole piece,and create a tempo map for the WHOLE song.That way you do keep the "vibe" throughout the song,and you can then lay down more Midi or audio tracks,which will now "line up" with the original unclicked performance.I've done this once before when I engineered a cover of Elton John's song "Come Down In Time" which was orignally done be Elton in "free time."
    I had the guitar player lay down a track "sans click" and we used that as our tempo master.It helped that the guitar player could emote the mood of the song very well,and stayed within 3/4 of a beat drift along the whole way.Also,I used seasoned session players,who could predict the tempo changes with only listening to the tracka few times.It turned out quite well,but in the end the artist's management had to pull several songs form going on the album,so it got scrapped.so I can't have you listen to it...oh well...
    Cheers,
    noeqplease

  • Assembly delay's do not work in Multisim MCU

    Hi everyone. It's been along walk to finally create an account and post this problem here, but after countless hours and researching i'm out of ideas.
    Here is the problem:
    When using multisim MCU for PIC's, I have never, ever been able to make delays work with assembly. I have been working with the microchip microcontrollers for years now but never used them within multisim until now.
    The main problem is, well, the delays just dosn't work. As soon as I insert a delay loop into any code in multisim, the I/O pins just go to high and stay there.
    For example, let me show my problem using the following example (included with .ms13 and .asm file):
    Lets set up 16f84a to blink all outputs with a ~500ms delay. Probes are used as indicators aswell as logic analyser. This code has been tested in other software, for example MPLABX and it works fine there.
    All help is much appreciated
    Attachments:
    16f84a_delayTEST.ms13 ‏176 KB
    16f84adelay_test.txt ‏2 KB

    Hi James,
    Your code is working but the simulation is slow so I reduced the delay time a lot, I made the changes to the following lines and now you can see the probes flash.
    Delay   Loop   movlw   d'02'
    Delay movlwd            '03'    ;delay  ms (4 MHz clock)
    Tien P.
    National Instruments
    Attachments:
    delay.txt ‏2 KB

  • My email on home wi fi is suddenly very slow

    Email sending from home wifi has become almost impossible. It may take 2 hours to send. Receiving seems fine. It was okay until recently. I have reset the phone to no avail. Funny thing is it`s fine on 3g

    A solution has been found thanks to a couple of hours on the net and logical analysis.
    It seems my email provider BT has changed their mail client to Outlook 365. They have started my migration, hence I cannot send mail from home wifi, and will complete after a few days.
    If anyone reading this in the UK and has the same issue then follow this link for setup of the new system.
    http://btbusiness.custhelp.com/app/answers/detail/a_id/18751/c/2048/

Maybe you are looking for