PXI-5402 to PXI-4498 Synchronizing

I have a PXI-1033 Chassis with a PXI-5402 function generator in slot 2 and a PXI-4498 16 channel simultaneous DAQ in slot 3. I'm controlling in with Labview 2011 64bit though a ExpressCard-8360. I'd like to synchronize it so that DAQ starts collecting data an even number of cycles after my function generator starts.
Ideally it would work like this:
1. Start Function Generator
2. Wait a specified amount of time for the mechanical system to settle
3. Wait until the next cycle of the output from the function generator starts.
4. Gather the required data from the DAQ.
I'd like steps 3 and 4 above to happen with as little delay as possible. Currently I'm doing it like this:
1. Init Function Generator
2. Configure reference clock to PXI_Clock, this is the chassis internal 10Mhz clock
3. Route the front panel Sync_Out to PXI_Trigger Line 0
4. Init the DAQ and create the AI virtual channel
5. Configure the reference clock to PXI_Clk10, this is the chassis internal 10Mhz clock.
         I believe that I now have the all the 10Mhz clocks PLL together. Am I correct?
6. Set to True the DAQmx Channel Property AI.RemoveFilterDelay
7. Start the function generator
8. Wait the specified amount of time
9. Setup the sample clock on the DAQ
10. Set the DAQ to trigger on the rising edge of PXI_Trigger Line 0
11. Use DAQmx Control Task to commit these settings
12. Start the Task
13. Read the samples with DAQmx Read
This seems to work well except that I can tell from my data that it takes several 'tick' of the sample clock from the time the trigger fires until the first sample is actually read. Is there a way to reduce or compensate for this time?
Thinga that don't seem possible due to the limitations of the hardware:
Using Sync Triggers are not possible because they are not available on the function generator.
Using the Tclk function since it can't be used with DAQmx
Using the the Start Trigger and setting the AI Delay Time (or whatever it's called) to delay the start of data acquisition since it has the same problems   with trigger delay as the sync out
Setting the DAQ to slave because you cannot set the Function generator to Master.
So, finally, is there a better way to do this synchronization that will more closely tie the receipt of the trigger and the beginning of data acquisition?
I've also thought I could use a reference trigger and acquire the necessary number of pretrigger samples but I don't know if it's possible to get the trigger delay time through one of the property nodes. Is there a property node for trigger delay?

Hi Ben Manthey,
By using the dummy read before your actual read gives you the option of how many samples you throw out. The AI.RemoveFilterDelay property node only gets rid of a constant number and you are unable to change that. It seemed like the first couple samples you got were after the zero line and with the dummy read you can control how many are erased and have your first sample right at zero line. In the following link the article discusses more about using the dummy read and its use: http://digital.ni.com/public.nsf/allkb/F989B25FF6CA55C386256CD20056E27D?OpenDocument. Also if you use the analog triggering, you do not have to worry about the extra samples and the following KnowledgeBase article discusses this: http://digital.ni.com/public.nsf/websearch/EA42429C0BF5510C86256DA9007876E3. I have also included the NI Dynamic Signal Acquisition User Manual to provide more information about the triggering of DSA devices: http://digital.ni.com/manuals.nsf/websearch/C7F1AE47873FDE428625773700589591.
Regards,
Tommy G.
Applications Engineer
National Instruments

Similar Messages

  • Frequency Control Word (PXI-5402): Rounded up or down?

    A further question wrt PXI-5402 standard function generation.
    The frequency control word is calculated by dividing the desired output frequency by the sample clock frequency (100MHz for a PXI-5402) and multiplying it by 2^N where 'N' is the width of the DDS accumulator (48 for the PXI-5402). As the frequency control word is an integer does any fractional residual result in the control word being rounded up or rounded down?
    e.g. if a I request a frequency of 1Hz I get a control word of 2814749.767 which would give an actual output frequency of 0.99999997 Hz if rounding down or 1.00000008 Hz if rounding up.
    Thanks.

    I believe the FCW gets rounded. I actually was able to find a LV demo for you, but it was made for the 5411. You would need to change some values to make it work for the 5402/5406: http://www.ni.com/example/28757/en/
    Keep in mind that all of the DDS calculations are actually implemented in HW on an FPGA, see figure 2: http://www.ni.com/white-paper/5516/en/. The tuning word here is the same as the FCW. This image used to be used on that white paper before it was updated. The adder in Figure 2 is the same adder in this image below.
    Also, as I have mentioned before, the accuracy for the Sample Clock above for the 5402 is 25ppm. If the actual frequency you are generating is such a concern, are you using an external high accuracy clock source? What is your application?
    Product Support Engineer
    National Instruments

  • Calculatin​g the true output frequency of a PXI-5402

    I have a PXI-5402 card sat in a PXIe chassis. I am only interested in sine wave output at frequencies up to approx 10kHz. I know that it is posible to request an output frequency and then query the acutal output frequency but I would rather be able to calculate it before hand. All I can find in the literature is a figure of 0.355uHz for frequency resolution.
    Is there a better description of the frequency resolution? If not, is the resolution exactly 0.355uHz or is this an approximation (to 3 significant figures)?
    Solved!
    Go to Solution.

    This webcast is an excellent way to learn the process of which the NI 5402 and NI 5406 operate to generate their periodic functions: http://www.ni.com/webcast/75/en/ 
    The 0.355uHz value is a theoretical value of achievable frequency rates based on the Clock Rate and Phase Accumulator size. This is the closest thing I can find on ni.com for you to use to calculate the value: http://zone.ni.com/reference/en-XX/help/370524R-01​/siggenhelp/ni_5401_11_31_frequency_resolution_and​...
    I believe Fc for the NI 5402/5406 should be 100M and the accumulator size is 48-bit. Therefore frequency resolution = Fc / 2N = (100 × 10^6) / 2^48 = 3.55271368e-7
    Keep in mind that the device has a VCXO frequency accuracy spec of +/- 25ppm, if you do not PLL lock it to a better source.
    Product Support Engineer
    National Instruments

  • PXI-5402 IVI in TestStand 4.2 returned "niFgen_InitWithOptions" Resource not found

    Hi, i'm very new in TestStand.
    I hope someone could help me.
    I have a complete Sequence in which an ivi should initiate a PXI-5402.
    (It's an old sequence i inherited. It's now my job to get it working again).
    We have another System with an PXI-5401 (appears in MAX as Traditional-DAQ) which works fine with this Sequence.
    I created a new Sequence to simplify troubleshooting with just the "IVI Fgen" step.
    When in click on "Validate" and uncheck "Simulate" and hit "Init" i get:
    niFgen_InitWithOptions returned an error: -1073807343 (0xbfff0011). Insufficient location information or the requested device or resource is not present in the system. If the resource descriptor is an IVI name, it must match the entry in the IVI Configuration Store in a case sensitive manner.
    Source: TSIviStepTypes [Error Code: -31619]
    In NI-Spy i get following Error
    > Status: 0xBFFF0011 (VI_ERROR_RSRC_NFOUND)
    I think i have configured everything correct. Please see attached Screenshot.
    I tried different IVI-Logical Names...
    To eliminate this as root cause, i reference direct the Driver-Session which is displayed correctly on the iviConfiguration.
    Thanks in advance
    Solved!
    Go to Solution.
    Attachments:
    ivifgen-teststand.jpg ‏482 KB

    Ok, i got it ...
    It's the well known problem with DAQmx-Configuration within MAX.
    Described under:
    http://digital.ni.com/public.nsf/allkb/22CF7E6B27B6995B86256DDB0058F39B
    I had to link Logical-Name with DAQmx-Device instead of PXI-Device.
    Thanks anyway.

  • PXI-5402 Burst generation

    Hello everyone, 
    I'm attempting to generate Burst sinewave at 1M-1.5Mhz with a specific number of cycles (eg 2-20) with a specified interval (eg 100ms) on a PXI-5402. The vi I created is able to do that task but by using frequency lists. I have just two frequencies in the list: one at 1.1Mhz and the other at zero for specified times. The way I do this is calculate the what duration is for say 3 period at 1.1Mhz and use the remaining time to determine 0hz. 
    The Problem is that I think due to rounding, the cycle doesn't complete at 0Volts in all cases. In the case of 1.1Mhz and 4 cycles with a 100ms the last cycle comes below 0V. Is there a better solution to this VI? I've tried creating a "nudge" variable to attempt to make the cycle complete but that is a failure. Any ideas would be appreciated. 
    thanks, 
    Mark Khemmani
    University of Hawaii
    Attachments:
    FGEN_FrequencyCycle_working.vi ‏34 KB

    Hi mkhemmani,
    The PXI-5402 is an arbitrary function generator as opposed to an arbitrary waveform generator. As a result, using your PXI-5402 in List Mode is the right solution for outputting sine waves at different frequencies. More information about the Frequency List Mode can be found here. 
    In your case, you would like the waveforms to end at 0 volts, when outputting N cycles of a sine wave. Since you are using an arbitrary function generator you need to specify the correct duration time that ends the waveform at 0 volts.
    The Frequency List Output specs for the PXI-5402 can be found here. This page tells us what the minimum step duration is and the step duration quantum. For the PXI-5402, this page lists the step duration quantum as 80 ns, but I recommend using the “Frequency List Duration Quantum” property node to confirm this. Try multiplying your pulse nudge with the step duration quantum as opposed to 1E-9. 
    Tunde S.
    Applications Engineer
    National Instruments

  • PXI-5402 timeout error

     I am running into an issue with the PXI-5402 Function Generator card in my system. First, here is the configuration of my system:
    PXI Chassis (1045)
    PXI-8361 controller card (MXI-Express) controlled by a remote computer running the PCI-E controller card.
    PXI-5402 Fgen running niFGEN 2.9 software
    PXI-4070 DMM
    SCXI 1001 w/ multiple modules, controlled through DMM
    PC is running Windows XP w/ SP3
    The issue I am having is when I try and command an output wave through the NI soft panel, I get a timeout error (-200221). When I run the Self Calibration, I get the same error. The card is showing up in the MAX software with no issues. I can run the Self-Test and it returns successful. I put this 5402 into another system that is using the MXI-4 interface and everything works fine (verified output of Fgen using a DMM). So, this points me to the MXI-Express interface. I read about the PCI-Express compatability software, but it says to only use it if the computer will not boot or if the NI PXI cards do not get recognized in MAX. Should I try to install that software to see if it resolves my issue? I also have a DMM card (PXI-4070) that seems to blue screen Windows XP when trying to read a resistance using the niDMM_32.DLL (it works about 1 time out of 7) (message posted on here a week ago for that). It will read through the test panel in MAX though. I am also controlling an SCXI chassis through the DMM card, and every once in a while the SCXI modules can't be accessed (using my program or MAX). I thought the DMM card was going out, but with the Fgen card doing weird things, I wonder if the PCI-Express bus is causing all of it.
    I did look in my computer BIOS settings, and here is what is listed for the PCI-Express bus:
    American Megatrends BIOS:
    PCI-Express Settings:
    Relaxed Ordering - Disabled
    Extended Tags - Disabled
    Maximum Payload - Auto
    Maximum Read Request - Auto
    ASPM Support - Disabled
    Extended Synch - Disabled
    Link Training Retry - 5
    Link Training Timeout - 100 (micro seconds)
    Unpopulated Links - Keep Link on
    Any thoughts on why the card is not working in this system? The fact that it works fine in a system using MXI-4 points to the interface. Should I try the compatibility software to see if that solves it? Any help is greatly appreciated.

    There are only 4 interrupts available to the chassis (neglecting message-signalled interrupts, which aren't being used in this case).  The 4 interrupts are rotated between slots, so conceptually every fourth slot will have the same interrupt.  But there are several factors that affect the rotation so it's not as simple as every-fourth-slot.  The rotation will change for each segment in the chassis (there are dividing lines on the 1045 that show where the segments change).  There's also a discontinuity where the PCI-PCI bridge is connected on one segment to bridge to the next.  The 4 interrupt lines are mapped to IRQs that Windows shows in device manager.
    So interrupts will need to be shared if you have more than 4 cards.  Depending on your motherboard, those interrupts may also be shared with other things in the system.  To change what interrupt is being used means changing slots.  Any card in a given slot will always use the same interrupt unless it's a "complex" card, meaning it is multi-function in the PCI sense, or it has a bridge.  The rotation of the interrupts will also change if you change the path to the host, meaning changing slots the PCI card is in or changing the PCI card to a PCIe card.
    I'm not sure all of that rambling will help with your issue, but it may help as you're trying to reduce/balance the sharing of the interrupts.
    - Robert

  • How can I get the Conditoned output from PXI 1520 in PXI 1011 combined Chassie?

    Respected Sir,
    I am using PXI-SCXI combined Chassie PXI 1011 for my application. I have placed three SCXI 1520 modules, a motion card PXI 7352 and PXI 6052E DAQ card in the combined chassie. You know the PXI 1520 and PXI 6052E are connected internally using the Backplane of the SCXI and is not user accessable. Now I need the conditioned output of the PXI 1520 to be used as an Analog input for the Motion Control card PXI 7352. How can I do that? Whether PXI 1180 could solve my problem? If so, how do I connect the PXI 1180 to PXI 1011?
    Kindly clarify me as soon as possible.
    Thanking you,
    Ramkumar. D

    Dear Sir,
    I have already placed my DAQ card at the correct place and configured it. I need some more clarification from you. I have attached my Query in .txt format.
    Kindly reply as soon as possible.
    Thanks,
    Ramkumar. D
    Attachments:
    Clarification.txt ‏2 KB

  • How to use PXI Star Trigger for PXIe-5663 in PXIe-1075 chassis

    HI all,
    I have this sytem configuration:
    PXIe-8135 controller. Windows 7 64-bit, RFSA 2.7.5. NI-SYNC 3.4.1
    PXIe-1075 chassis
    PXIe-5663 (2x)
    PXIe-6672 Timing & Sync Card (slot #10)
    I want to trigger the recording of my Digitizer with an external trigger.
    The External Trigger is connected to PFI0 of the PXIe-6672 Timing card.
    Then, the PXIE-6672 card routes the trigger to the backplane of the PXIe-1072 (Destination "NISYNC_VAL_PXITRIG0")
    The PXIe-5663 are triggered with “NIRFSA_VAL_PXI_TRIG0_STR” as the source.
    The trigger fires my PXIe-5663 correctly, but the timing is not tight (> 5ns).
    I would like to use the PXI Star trigger instead, I think that I should be able to acheive much better synchronization with this.
    But NI-RFSA won't let me do this:
    When I try to call
    "niRFSA_ConfigureDigitalEdgeStartTrigger(rfsa_sess​ion, NIRFSA_VAL_PXI_STAR_STR , NIRFSA_VAL_RISING_EDGE)", I get the error:
    "Specified Route Cannot Be Satisfied, Because the Hardware Does Not Support It"
    I don't understand why the PXIe-5663E would not be able to use that Route.
    Any idea?
    Regards,
    Serge
    Serge Malo, ing.
    Concepteur logiciel
    Software Developer
    T (514) 842-7577 x648 | [email protected]

    That explanation isn't quite right. Usually, even PXIe modules have a connection to PXI_Star. The PXIe standard added the PXIe_DStar trigger buses, and it also preserved the PXI_Star bus from the PXI standard.
    However, there is an additional twist in this situation. I'm assuming that your PXIe-5663 includes a PXIe-5622 as the digitizer. It turns out that a synchronization technique called NI-TClk has eliminated the need for our more recent digitizers to rely on triggering from PXI_Star. I was able to find some documentation that includes this information, here and here. Given that, I think you have two options that should result in better synchronization.
    The first option is to use TClk; I found an example program that demonstrates using TClk to acheive phase coherent signal acquisition across two 5663s. The second option is to use cables of matched length to connect two PFI front panel terminals of the timing board (6672) to the PFI1 front panel terminals of the digitizers (5622). The timing board would accept the external trigger on PFI0 and then issue triggers on PFI1 and PFI2 with around 500 ps of skew (manual, page A-4) . The digitizers would use NIRFSA_VAL_PFI1_STR as the trigger. I hope one of these solutions will meet the demands of your particular application.
    I will also follow up with the owners of the RFSA product documentation to see if we can include a note about why PXI_Star is not supported in some cases.
    James Blair
    NI R&D

  • Error -1074118625 with PXI-4071 and PXI-2527

    When using the LabVIEW IVI drivers for PXI-4071 and PXI-2527, I receive an error -1074118625 in TestStand.  The sequence initializes the MUX, init DMM, connects the MUX, waits for debounce, and then upon reading from the DMM, I receive this error.
    Error: niDMM Read Waveform (waveform data).viExplanation could not be found for the requested status code.
    Verify that the requested status code is correct.
    [Error Code: -1074118625, User-defined error code.]
    This sequence of events is successfully used multiple times elsewhere in the TestStand.  This error does not appear in any knowledgebase article nor in any help.  Any explanation would be greatly appreciated.
    Solved!
    Go to Solution.

    I found this with google that seems like it might apply:
    http://digital.ni.com/public.nsf/allkb/A593DEBFD86A69C68625727900748EEC

  • Is there an output switch at the analog front end of PXI-6723 and PXI-6713?

    I was reading the analaog output user manual and i could not find this. Is there any output switch just before the analog output of each channel for PXI-6723 and PXI-6713? I am would like to have total isolation between when these output are not needed. If yes, is there any specification to refer to?
    Thanks.

    Hello Chris,
         I would recommend having a look at the examples in the LabVIEW
    example finder to start with. In particular i would look at 'Cont Gen
    Wfm-Ext Clk.vi' This is a basic example that allows you to output a
    waveform through the card and source an external clock source to do
    this. I would recommend exporting the sample clock that you wish to use
    from the 4462 on one of the RTSI lines and then setting this as the
    sample clock source for the Analog output card.
    Another good example to look at is the 'Cont Gen Voltage Wfm-Int Clk
    non regeneration.vi' This does not regenerate the same waveform in the
    buffer but instead creates a new waveform to output after the previous
    one has been written to the buffer.
    It should be noted that there may be some gliltching if you are
    updating the waveform. This is because the buffer will already have a
    waveform in there to output before you input the new one so a new
    frequency may not have an exact number periods that fit into the
    pre-defined buffer. If you are looking to generate dynamic waveforms
    then the best option for the best results would be one of our arbitrary
    waveform generators here.
    Good Luck,
    LeeM
    NIUK

  • MAX does not detect my PXI-5122 and PXI-6551 cards in a PXI-1045 chassis.

    I have been using a PC with MXI-3 to PXI-1045 chassis to develop LabView TestStand code.  Things are fine on my development PC.  [Software configuration report attached nireport_rich.txt].
    I have a 2nd PC set aside to test my deployment packages.  I installed a GPIB card and MXI-3 card in my deployment test PC, and loaded a bunch of hardware drivers.  [Report attached nireport_depPC_0006.txt]
    All the PXI cards are found just fine when my development PC is connected, but when I power up my deployment PC (with MXI-3 connected to the 1045 chassis) -- I can't import the development configuration [exported from development PC] because the deployment PC does not see the PXI-6551 DIO card in slot 6 [PXI6::10::INSTR] and the PXI-5122 card in slot 13 [PXI8::15::INSTR].
    I keep reviewing the hardware driver versions installed, and the only small difference that I see at this point is that the deployment PC has a slightly older version of NI-Switch.
    Anybody have any ideas of what I can try next?  I'm out of ideas.
    . . . . hmmm, can't seem to attach more than one file, so here's the software info on the deployment PC
    NI Software Information:
    CVI Run-Time 7.0.0.395
    NI-DAQ 7.3.0f1
    NI-DAQmx 7.3.1f0
    NI Script Editor 1.1
    NI-DMM 2.3.1
         Soft Front Panel 2.3.0
    NI-FGEN 2.2.1
         FGEN Soft Front Panel 2.2
    NI-488.2 Software 2.30
    IVI Compliance Package 2.2 2.2
    LabVIEW Run-Time 7.0
    Measurement & Automation Explorer 3.1.1.3003
    Measurement Studio 6.0
         For Visual Basic 
              ActiveX User Interface 7.0.0.344
              ActiveX 3D Graph 7.0.0.344
              ActiveX DataSocket 4.2.2.1
    NI-USI 1.0.2
    NI-HSDIO 1.2.1.3
    NI-HWS 1.2.2.0
    NI-PAL Software 1.8.2.0
    NI-SCOPE 2.7.0f5
         SCOPE Soft Front Panel 2.1.0
    NI Spy 2.2.0.12
    NI-SWITCH 2.30.49153
    NI-TClk 1.2
    TestStand 3.1
    NI-VISA 3.2
         visa32.dll 3.2.0.19
         NiVisaServer.exe 3.2.0.19
         NIvisaic.exe 3.2.0.19
    LabVIEW Run-Time 7.1

    Hello Maggie,
    Appreciate your assistance and reply.
    The pxisys.ini and pxiesys.ini files are modified by me with referring to
    1)PXI System Alliance PXI-2 SW spec,
    2)PXI-6 SW spec,
    and 3)pxisys.ini pxiesys.ini generated by MAX v5.3.0f0 with NI PXIe-1075 + NI PXIe-8133.
    The content in pxisys.ini/pxiesys.ini generated by MAX looks like simple. Consequently, I modified and checked it line by line according to actual hardware of PXES-2590+PXIe-3975. Then, MAX just list devices as described in the first post. I tried to find the root cause but in vain.
    Is this minor issue can be related any incorrect tag lines in pxisys.ini or pxiesys.ini I posted?
    Is any suggestion tests I can do to troubleshoot root cause?
    Looking forward your reply.
    Cheers,
    KL Tseng

  • How to build FM radio receiver on PXI 5600 and PXI 5142 with help of labview

    How to build FM radio receiver on PXI 5600 and PXI 5142 with help of labview?
    PLZ TELL ME!
    Solved!
    Go to Solution.

    Dude,
    Your way of asking questions sucks!
    - Do not use such fonts!
    - Try to find things out yourself first (apparently GovBob was able to find info, so could you)
    - Have you asked GovBob if he likes it that you mail him for more questions?
    You ask for a complete solution on a project YOU have to do. (you dont learn of it if you dont try it yourself first)
    Hopefully you will ask questions in a less DEMANDING way next time.
    Good luck with your project

  • Why modulation and demodulation with PXI-5673 and PXI-5663 was wrong%3F

    iam using PSK-demodulation-modulation  example found in find examples to perform modulation-demodulation for the transmitted signal iam using PXIe-5673 and PXIe-5663 as VSG-VSA 
    i found that the received bits not as the transmitted bits any help in this issue

    iam sending PN sequence or user defined pattern 01010101 
    the received is not as the transmitted 
    here i attach the code
    Attachments:
    MT RFSG Generate PSK.vi ‏53 KB
    MT niRFSA PSK Demod.vi ‏89 KB
    PN_Sequence_09.txt ‏2 KB

  • PXI-4070 with PXIe-1062Q+NIe-8360+Labtop Why? Max not found instrument.

    Dear all
    my condition
    PXI-4070 with PXIe-1062Q+NIe-8360+Labtop
    Window XP SP3
    NI-DMM 3.1
    Why? Max not found instrument.
    found PCI Device "PXI10:15::INSTR
    see picture
    How to fix this problem?
    Best Regard,
    Sermsak.
    Attachments:
    PXI-4070.jpg ‏42 KB

    Hello, 
    Is it possible to take another picture of MAX? That one is very pixilated and I can't quite make out the configuration/error. Does the chassis show up? Every now and then MXI compatibility software is needed for certain BIOS versions so this may be the cause. Did the system work ever before?
    Thanks,
    Eric E.

  • Driver Setup for PXI 2569 and PXI 2529 in Switch executive

    Hi,
    What sould be tha "Driver Setup" for PXI 2569 and PXI 2529 in Switch executive under 'Driver Session"
    Regards!!!
    Vineet Shukla

    Hi Vineet,
    You do not need to insert anything under Driver Setup.  Anytime you are using NI switches, you can simply click Configure NI Switches when creating a NI Switch Executive Virtual Device to configure the topology settings of those switches.
    Just so you know, you can insert information under Driver Setup, and then you wouldn't have to use the Configure NI Switches wizard.  More detail on what to insert under Driver Setup can be found in the following KnowledgeBase:
    How Do I Create a Virtual Switch and Use it in my Application?
    http://digital.ni.com/public.nsf/websearch/A1F0D6A3357E14B386256E4B0071FDA2?OpenDocument 
    In short, you would type "Topology:" followed by the topology name such as "2569/100-SPST" or "2529/2-Wire 4x32 Matrix".
    Let me know if you have further questions or if this does not resolve your issue!
    Chad Erickson
    Switch Product Support Engineer
    NI - USA

Maybe you are looking for

  • Create multiple page ssrs report

    I am trying to create a SSRS report in SQLServer 2008 r2. The report consist of various pages with lot of static text and few tables in it. The report is around 10 pages long. Can anyone help me on how do i insert page break in text box. Also, if the

  • Message split via BPM Status stays TBDL

    Hi to all, I have a Scenario with a BPM. In the IntegrationProcess (IP_Split), is a mapping with message splitting. The result von the Mapping are serveral Proxymessages and a var count, that counts the new Messages. After, i have a loop over the mes

  • Adding pages to comic book

    I'm trying to make a project using Commic Book. It only seems to give me the option for 2 pages: "Comic Book Issue" and "Directed By." How can I add more pages that use the comic book template???? Thanks Peter

  • Can't open RAW photos on elements 10 using windows XP. is there a solution?

    i'm using a Nikon D3300 and can't open RAW photos on elements 10 using windows XP. none of the plugins i've tried worked. please help.  i really don't want to have to buy a new version of elements or a new computer.

  • Warcraft won't open...  EXC_BAD_ACCESS (SIGBUS)

    Warcraft won't open KERNPROTECTIONFAILURE... no idea what to do? Process: World of Warcraft [258] Path: /Applications/World of Warcraft/World of Warcraft.app/Contents/MacOS/World of Warcraft Identifier: com.blizzard.worldofwarcraft Version: 4.0.6 (13