Timebase signal to pfi 0 to 7 pin (register level)

Hi,
I wonder if someone can help me. I am using a PCI-6602 card as a counter/timer. I would like access to the internal timebase signal via a PFI pin so that I can use that clock to sync another device.
I have just got off the phone with NI who were exceptionally helpful and said that it is possible to "route" a signal to the PFI pin.
However, I am using register level programming (as I am in linux) and cannot find any information in the register level programming manual.
Does anyone know how to do this? Or the register that needs to be set?
Many thanks,
Stuart

Hi Stuart-
Which Linux distribution are you using? If it's one of the supported distros, I would recommend that you use NI-DAQmx 8.0 for Linux. The functionality to route PFI signals is available in NI-DAQmx via the DAQmxExportSignal() and DAQmxConnectTerms()/DAQmxDisconnectTerms() functions.
Hopefully this helps-
EDIT: If you still need help with register-level programming, please repost your question in the DDK forum so that I can help you there.
Message Edited by Tom W [DE] on 04-09-2008 03:47 PM
Tom W
National Instruments

Similar Messages

Beginner Q: timebase signal and clock

What is the internal clock of DAQ MIO-16EX-50? Does it mean when you don't define your own clock, it will use the internal clcok to sample data? What is the rate of this internal clock?
I am contuing other people's Labview DAQ program. he used external clock, but not the same as the Labview example, he used "clock config vi", set clcok to "0", then input his clock source and alternate clock rate specification. I ask why he did this, why he didn't use PFI7/startscan to input his external clcok. He said because this is the timebased signal. I don't understand. What is the difference when you use PFI7/startscan as external clock (like the example of Cont Acq&Graph ExtScanClk.vi) and his program. Can anyone give me some idea?

May,
The DAQ device has two available internal timebases, 20 MHz and 100 kHz. When an internal scan clock (STARTSCAN) is used, the actual clock is derived by dividing-down one of these timebases. An external scan clock can also be provided (for example, from PFI 7). Additionally, an external scan clock timebase (SISOURCE) can be provided to derive the scan clock. The following KnowledgeBase discusses the use of an external timebase in greater detail:
How Do I Use SISOURCE as the External Timebase for the STARTSCAN Signal?
So, the difference between the two programs you have referenced is that one uses an external scan clock and the other u
ses an external scan clock timebase.
Good luck with your application.
Spencer S.

Routing m-series timing signals to pfi or rtsi

I'm looking for sample code for routing internal timing signals to PFI or RTSI terminals as output. Chapters 8 & 9 of the M Series User's Manual talk about doing this but the details just aren't there...
Thanks,
Gord

Tom,
Guided by the coding methods in ddk example dioex2.cpp the following approaches have been tried:
Method 1:
// Set PFI0 to output ai/SampleClock
board->IO_Bidirection_Pin.writePFI0_Pin_Dir (tMSeries::tIO_Bidirection_Pin::kPFI0_Pin_DirOutput);
board->PFI_Output_Select_1.writePFI0_Output_Select (tMSeries::tPFI_Output_Select_1::kPFI0_Output_SelectAI_Start2_PFI); // 0x02
//Set PFI 1 to output ai/ConvertClock
board->IO_Bidirection_Pin.writePFI1_Pin_Dir (tMSeries::tIO_Bidirection_Pin::kPFI1_Pin_DirOutput);
board->PFI_Output_Select_1.writePFI1_Output_Select (tMSeries::tPFI_Output_Select_1::kPFI1_Output_SelectAI_Convert); // 0x03
Method 2:
// Set PFI0, PFI1 for output
board->IO_Bidirection_Pin.writeRegister (0x0003);
// set binary 0 00000 00011 00010 pattern
board->PFI_Output_Select_1.writeRegister (0x0062);
Both methods produce the same results. We see what appears to be the Convert Clock only and it's not on the expected PFI. The other output looks nothing like the Sample Clock. Where did we go wrong?
Thanks,
Gord

Register level programing of the 6601 counter to connect signals to the rtsi bus

I have need for more than 4 clocks and have several 6601 counter boards. I would like to use an additional board for the extra clock but need to send signals to the this board from the other. The most efficent way seems to be to use the rtsi bus to connect the 2 boards together. I am programing the counter boards at the register level using a kernel module in linux. The register level porgramming manual explains how to connect different signals to the sourse pins of the clocks including the rtsi signals. I have been successful in doing this but can not find info on how to route the output signal of one clock to the input of another using the rtsi bus. Using web search I have seen ways to do this using labview and dqmx calls but nothing for programin at the register level. Thanks for any help on this problem.
Jerrv

Hi Jerry-
Ed's post here has some info that seems related to your question.
Tom W
National Instruments

PIN registered to another account

I have just sold my 8800 to a friends, it was registered via my ISP for BIS in my name.
I have now put my 9000 on there and assumed that my 8800 would have been overwritten as a result.
Everytime i try and register his account it comes up that the PIN is registered on another account!!!
any ideas

I just bought a 2790 from O2 (UK) with PIN registered account.
How can I register again in PORTUGAL ?
Should I contact old carrier (O2 - UK), or VODAFONE PT?
I feel some difficults to explain to rhese carriers.
Maybe BlackBerry support could delete that registered account so I can login again.
Thank you
Joao

Sending a signal to 1 of 2 different pins on a DAQ device

I am trying to make a VI that simply sends a digital signal to 1 of 2 pins on my DAQ device. Is there an easier way to differenciate between the two pins then using two different virtual channels?
Attachments:
test1.vi ‏12 KB

Here you go in 8.6. Also, please note to read two lines you will have something like this in the channel constant: Dev1/port0/line0:1
Adnan Zafar
Certified LabVIEW Architect
Coleman Technologies
Attachments:
test_modified.vi ‏11 KB

Measuring duty cyclse of the signals at PFI through counter

I have NI PCI-6052E-DAQ card. I have four square waves at PFI lines. I want to calculate the high time of each signal picking the signals one by one from PFI lines using triggering concept for counter to start with rising edge and stop with falling edge and then . This concept is already used in measring-9-frequencies.vi
Please Email me with plain explaination for your answer.
My Email: [email protected]

Hello;
As your board only has two counters, you will be able to read only two sqaure waves at one time. You have two options at this point:
1) To acquire a PCI-6602 which has 8 counters
2) Do the measurement of the first two and then take the measurements of the last two square waves.
To do that, you can create a Labview sequence in which the first sequence does the first two square waves and the second sequence does the last two waves.
You can find a Labview example at Search Examples->I/O Interfaces->Data Acquisition->Counters->Pulse-Width Measurement->Measure Pulse (DAQ STC).vi, which does the width measurement. You can cheange that example to work with two pfi lines instead of only one, and create a sequence of events to do the same measurement on the last
two waves.
Hope this helps.
Filipe

Ni pci-6602 PFI pins and io register configuration

Hello, I am a new user of pci-6602 board and I am using matlab xPC. I would like to use some PFI pins as digital output. I am not sure about what to do after configuration I/O Register. I configured I/O Register for inputs and outputs. Then which register should i use for sending data? SW Save register or else? And do i have to do anything with I/O Window registers? This not clear in manual. I need help in this issue.
Thanks

Hi bckr,
There is additional examples and documentation available with the NI Measurement Hardware Driver Development Kit. This includes example code and links to the documentation.
I would advise posting any questions you have after that to the Driver Development Kit forums. This is where you will find people actively supporting register level programming with the 660x boards.
It looks like you use GO_Load_A_Registers.writeGO_Load_A command to load the register after initializing the MITE board.
If you have any further questions then please post them to the Driver Development Kit forum, that is where you will receive the best support.
Have a great evening,
MatthewW
Applications Engineer
National Instruments

Test counter with external timebase in DAQ

According to your reply (Go to Measurement and Automation Explorer and open a test panel for your PCI-MIO-16XE-50 card. Select Edge Counting in Counter I/O and then select the appropriate clock. This will count the edges of the selected clock. If you change the external timebase to a slower clock the test panel should account for this, by counting much slower)
On my PCI-MIO-16XE-50 board,I did the test: Connect external signal on PFI7. On MAQ,Edge counting is set PFI7,Channel name is ctr0. Then I change the external signal frequency, then counter value changes with the external frequency (slow or fast). So it means, the board master timebase is replaced by the signal on PFI7. Is this correct?
I want to know, how is t
he ctr0 working? How is it conected with the timebase. What is the relationship between the ctr0, the timebase? Thanks

As the second scenario in the article (Can I replace my timbase with an exsternal source), I made a change of your attached vi. What I do is: connect my timebase signal to PFI7, then route PFI7 to RTSI6 by Route signal.vi, connect RTSI6 to RTSI clock by a jumper, then route RTSI clock to board clock by route signal.vi. This gets an error: 10003. Then I read help of Route signal.vi, I know that not every PFI can be the signal source, PFI7 cannot. For E serial, I can use GPCTR0 Source. So I change my progam, route GPCTR0 Source(PFI8) to RTSI6. Now no error. One thing I don't understand is, I use GPCTR0 Source/PFI8, which is an output when it is GPCTR0 Source. How could my external signal be connected to an output pin? How could my external si
gnal replace the mastertimebase if it is connected to an output pin?
Could you have a look of my vi?
Attachments:
extTimebase.vi ‏89 KB

FlexRIO PFI edge dectecton

Bonjour a tous,
Je suis utilisateur de la carte PXI-7952 avec une carte I/O NI 6581. Je souhaite faire l'acquistion d'une data à chaque edge montant sur la pin PFI2. Lorsque je lance le VI, j'ai des acquisitions multiples pour un baculement sur PFI parceque ma PFI est configurée en mode Level. Comment fait-on pour configurer la PFI pour fonctionner en mode Edge?
Merci pour votre aide.

Bonjour,
Merci d'avoir posté votre question sur les forums de National Instruments.
Afin de pouvoir vous aider au mieux, j'aurais besoin de quelques précision supplémentaires par rapport à votre application.
A quel type d'adapter module est reliée votre flexRIO ?
Quel CLIP utilisez vous ?
Quelle application souhaitez vous réaliser exactement ?
Pourriez vous être plus précis sur les termes que vous employez ? Level me fait penser à un travail sur signal analogique or les PFI sont normalement dédiées au signaux numériques.
Merci par avance pour vos réponses,
Bien cordialement,
Guillaume H.
National Instruments France
#adMrkt{text-align: center;font-size:11px; font-weight: bold;} #adMrkt a {text-decoration: none;} #adMrkt a:hover{font-size: 9px;} #adMrkt a span{display: none;} #adMrkt a:hover span{display: block;}
>> NIDays 2011, le mardi 8 février au CNIT de Paris La Défense

Question about DAQ PFI lines

Hi , I would like to use 6363 OEM PFI lines to countiously count the number of rising edges of a digital signal. My signal is connected to PFI2 line . I would also like to output a pulse to provide external clock for this signal
Here are the input output pins configuration. Could you please let me know which lines can I use for counter in and which lines for outputing a pulse. Can I also use PFI 2 for counter inpout?
thanks
CTR 0 SRC PFI 8
CTR 0 GATE PFI 9
CTR 0 AUX PFI 10
CTR 0 OUT PFI 12
CTR 0 A PFI 8
CTR 0 Z PFI 9
CTR 0 B PFI 10
CTR 1 SRC PFI 3
CTR 1 GATE PFI 4
CTR 1 AUX PFI 11
CTR 1 OUT PFI 13
CTR 1 A PFI 3
CTR 1 Z PFI 4
CTR 1 B PFI 11
CTR 2 SRC PFI 0
CTR 2 GATE PFI 1
CTR 2 AUX PFI 2
CTR 2 OUT PFI 14
CTR 2 A PFI 0
CTR 2 Z PFI 1
CTR 2 B PFI 2
CTR 3 SRC PFI 5
CTR 3 GATE PFI 6
CTR 3 AUX PFI 7
CTR 3 OUT PFI 15
CTR 3 A PFI 5
CTR 3 Z PFI 6
CTR 3 B PFI 7
FREQ OUT PFI 14

Hi,
the following information should answer your question:
X Series devices have up to 16 PFI lines. Each PFI can be individually configured as the following:
Static Digital Input
Static Digital Output
Timing Input Signal for AI, AO, DI, DO, or counter/timer functions
Timing Output Signal from AI, AO, DI, DO, or counter/timer functions
Each PFI can be individually configured as a static digital input or a static digital output. When a terminal is used as a static digital input or output, it is called P1.x or P2.x. On the I/O connector, each terminal is labeled PFI x/P1.x or PFI x/P2.x. The voltage input and output levels and the current drive levels of the PFI signals are listed in the specifications of your device.
Also, PFI can be configured to detect digital changes. The values on the PFI lines cannot be read in a hardware-timed task, but they can be used to fire the change detection event. For example, if you wanted to do change detection on eight timed DIO lines but wanted to ensure that the value of
the lines was updated every second independent of the eight lines changing you could set a PFI line up for change detection and connect a 1 Hz signal to it.
You can enable a programmable debouncing filter on each PFI, RTSI, PXI_STAR, or PXIe-DSTAR<A, B> signal. When the filters are enabled, your device samples the input on each rising edge of a filter clock. X Series devices use an onboard oscillator to generate the filter clock.
Regards,
Michael

Configuring a PFI Line in Traditional NIDAQ

Hi - I'm using traditional NIDAQ (v 7.0) with a PCI-6711 card; I'm trying
to connect an external clock signal to the analog output timebase signal
(i.e. to the UISOURCE signal, as it's called in the DAQ manual). I'm
having trouble with the following:
I'm using the PFI-7 line to bring in the external clock signal,
and in the manual (p. 4-13) it specifically says that the PFI line used
for this purpose should be configured in the level-detection mode.
What I would like to find out is how to do this configuration (specifically).
I looked at the documentation for the Select_Signal() command, but that
didn't look right, and I can't find anymore info on how to configure
PFI lines (in general) in the level-detxn mode (nor for the edge-detxn
mode, for that matter).
Any advice/comments are appreciated. Regards,
ARB

Thank you for contacting National Instruments. I believe that Select_Signal is the command that you are looking for. You will want it to look something like this:
Select_Signal(devicenumber,ND_OUT_UPDATE_CLOCK_TIMEBASE,ND_PFI_0,ND_LOW_TO_HIGH OR ND_HIGH_TO_LOW)
where devicenumber is the actual device number and the ND_LOW_TO_HIGH OR ND_HIGH_TO_LOW parameter will be one or the other. You can read more about this by looking at the Select_Signal in the Traditional NI-DAQ help. The Signal Name Equivalenices Table tells you that the UISource is called by the name ND_OUT_UPDATE_CLOCK_TIMEBASE. Then, you can read into the parameters for this by clicking on the link that says:
"Parameter Discussion for E Series, I Series, 671X, 673X, NI 5411, and DSA Devices"
Then, click on the ND_OUT_UPDATE_CLOCK_TIMEBASE link in the table. This will give you the possible parameter values for the source and sourcespec parameters.
Hope this is helpful!
Jeff P.
National Instruments Applications Engineer
Jeffrey P.
LabVIEW Product Management
National Instruments

Send signal to serial port

Hi, I have a trouble.
I need to send a signal to serial port to pilot a relè.
I can't find how to send a Vcc signal for some second on a pin in java.
Someone have an idea?
Thanks a lot!
Edited by: Alberto.Marcigaglia on Aug 29, 2008 2:27 AM

There are many results from the search below:
http://www.google.com/search?q=java+serial+port
I suggest that you use the 3-rd party RXTX package rather than the obsolete javax.comm package. There are a number of very detailled posts in these Sun forums regarding the installation and use of RXTX - search for them.

PFI documentation

Hello,
where can I find documentation to PFI (programable function input) ports?
Is it possible to obtain the frequency of a TTL signal fed to PFI lines?
many thanks
Nepu.

Stuart G,
thanks for your reply.
Unfortunately, our NI-PCI-5122 did not come with good documentation. There was a printed 'specification' booklet and a 'getting started' booklet. Both are also available as pdf from the NI web-support.
There came no manual with the card and no manual is available for download.
The 5122 will not show up in the support pages under "product manuals"
http://digital.ni.com/manuals.nsf/display?ReadForm&view=web_productcurrent&vid=niwc&node=132090_US.
At least the 5122 is not listed under DAQ devices and no high-speed digitizer entry is there.
If there is a link to the NI-5122 high-speed digitizer DAQ card, then this link is well hidden.
I can search for 5122 and find a download page for the 5122, called "User Manual"
http://digital.ni.com/manuals.nsf/websearch/998C51E969F4900486256D9F007103F2?OpenDocument&node=132090_US
(1) the site is telling me, that this maual is not the most recent one.
However the link to find the last version leads to just another search page.
(2) the link to the not so recent User Manual points to no pdf file.
I get a zip file containing *.chm files I don't know what to do with.
Only recently I found out, that these are Windows help files, not too much help on my Apple.
(3) When I moved to a Windows PC and opened the *.chm files I did not observe, what I was used to obtain as a NI User Manual.
In particular it is hard to find any docu about PFI.
When I search for PFI I find a lot of entries but none of them really explains in detail, what I can do with the PFI lines.
In summary, I did not find any description how to configure PFI lines.
Yes, I opened all 4 "User Manual" files and I have read all ~90 search reasults for PFI.
And I still don't what what I can use PFI lines for except that i can use them as trigger input.
I have a feeling that these PFI lines are just what I am looking for.
However, it is very frustrating for me that no real User Manual came with a $10'000 card.
It is possible that I am just too blockheaded to find the info about PFI.
However, I was doing fine the old days when NI products shipped with user manuals to read.
Not the topic of this thread, but without good user manuals it took me a while to realize that I have to install NI-scope after installing LabView and that I cannot use NI DAQ or NI-DAQmx to talk to my 5122 DAQ card.
I hope this all does not sound too desperate. I just wanted to comment on your post that the NI hardware comes with hardware manuals and that hardware manuals are available for download. This is simply not true for the $10'000 NI-PCI-5122.
Note, that we have another NI card in our Lab. Those days they wanted to use the PFI input for some kind of synchronization. As they also didn't find usefull PFI docu, they just trial-and-error-ed but failed. Mailed support from NI was of little help by that time. Only long after they had found other solutions, they found out that it was simply missconfiguration due to lacking documentation.
This is just to say, I am not the only one out there.
As there is no user manual and phone/e-mail support has to be paided for, the only help I can get is this NI-forum.
It is such a pitty that NI hardware is so great and works so fine with LabView, but I have to crawl the net for infos and will in the end not use the needed features that would be available.
--0--0--
So, if you can give me any link that explains the abilities of PFI, I would be very, very happy.
I am so desperately looking for help.
In particular, I was asking if I can connect a 10 Hz TTL signal to PFI 0, configure PFI 0 as counter, and read the frequency of this counter with a nice LabView VI.
Any good link is so welcomed.
Many thanks
Nepu.

Signal Strength Problems - 1310

I've got a site with six 1310's installed. Prior to Hurricane Katrina we've had no problems with the setup.
Since the hurricane, we've replaced all but two of the units (those two didn't get flooded). On the units that were replaced, we also replaced the antenna's (12dBi omni's) and the cable's (100' ULL).
We are getting really poor signal strength, -85 to -90 dBm. The maximum distance between root and non-root's is about 425 feet with clear line of sight. I don't have a good calculation of Fresnel zone, but since it is 28ft at 2.8 miles, I think I'm clear on this also.
I've two non-roots that are about 200 feet away from root, on start-up they have a signal strength of about -50 dBm, but over 10-15 minutes, they degrade to -85 dBm.
The Cisco engineer I was working with was thrown in the towel, saying he doesn't know anything about antenna's.
I did a site survey and didn't come up with any interference.
Anyone have any clues?
Thanks,
Westley

Thanks for the pictures, it helps a lot to see how things are layed out.
The move to replace 200' of low loss to 100 feet of Ultra low loss was probably a Very Good Thing and should have increased the signal strength considerably.
Grounding is very important, if only for the safety aspects. "Lightning Arrestors" don't stop lightning; they bleed off static electricity and (tend to) reduce the space charge that can accumulate on exposed elements.
It's always a good idea to put in a segment of fiber between the APs and the wired network to prevent the zap from killing the rest of the network (and maybe the phones too ....).
Check the coax for kinks (or places that were kinked), sharp bends, broken jacket, etc. At Gig+ frequencies, any malformed section of cabling an have a significant impact on the propagation of the signal.
Check each connector to make sure there isn't any "stuff" that is causing a casual short between the center conductor and the shield. Look closely, wire fragments from the braid can be pretty hard to see.
Also make sure that the center pin is ~level with the surrounding sleeve. Sometime the center pin is driven back into the connector (i.e., bad termination) and is not making sufficient contact.
The "starts strong and tapers off" symptom can only be something related to power, a failing component, heat (causing a component to break down), or some safety mechanism (i.e., high SWR causing the transmitter to throttle back)....
Try another known good power brick,
Try another antenna (any antenna)
and see if the symptoms change.
Probably the most suspicious places would be the connections around the arrestor, and the connection from the coax to the antenna pigtail.
I looked at the pattern of your new antennas:
http://www.cisco.com/en/US/products/hw/wireless/ps469/prod_installation_guide09186a0080148acf.html
The "E-Plane" drawings are the "side view," the "H-Plane" is the "top view". Imagine the line from the center of the chart to the "90" (bottom) is your mast.
Anyway, the short version is: Check the cable and connections carefully (especially connections and the arrestors).
Second to that, make sure the power supply is stable.
It's not likely to be an IOS issue (but I'm a big fan of staying as current as possible).
Check it out and let us know if you find anything ...
Good Luck
Scott

Timebase signal to pfi 0 to 7 pin (register level)

Similar Messages

Maybe you are looking for