Flip Flop Counter 7-segment 4511 convergence issue

I've build a counter using D Flip Flops and am trying to display it on a 7-segment display using a 4511 BCD decoder. I get a convergence error when I have the C output connected (on the second page) to the DC input of the 4511. If I disconnect the DC input the counter works fine and the binary count can be seen on the indicators on the first page.
Any help would be greatly appreciated.
Attachments:
D Flip Flop Counter - count to 8 - NAND.ms13 ‏375 KB

Hi techdude101,
take a look at this document here and try some of the steps towards the bottom.
I found changing the RELTOL tolerance to 0.01 allowed your simulation to run okay.
Hope that helps!
Charlotte N.
Applications Engineer
Applications Engineer, NI UK & Ireland

Similar Messages

Do you have Sequential Binary counter with J K flip-flops and 7 segment display ?

do you have Sequential Binary counter with J K flip-flops and 7 segment display ?

Hi,
You should post what you have done so far and where you are having trouble. If you only post a description you won't get much help on this board.
Tien P.
National Instruments

PLEASE HELP IN FLIP FLOP !!

hi , i am a mechanical engineer new to labview and need help in creating a vi that can do the folowing flip flop function as shown in the attached dig .
please upload a vi if possible ..
Thank u
Avinash
IC Engines Lab
IIT Madras
Solved!
Go to Solution.
Attachments:
flip flop.PNG ‏12 KB

You've asked this question multiple times in several different boards:
http://forums.ni.com/t5/Multifunction-DAQ/Combination-Of-Two-Triggers/m-p/1622404
http://forums.ni.com/t5/Digital-I-O/PLEASE-HELP-IN-FLIP-FLOP/m-p/1627902
http://forums.ni.com/t5/Counter-Timer/PLEASE-HELP-IN-FLIP-FLOP/m-p/1627906
http://forums.ni.com/t5/Digital-I-O/PLEASE-HELP-IN-FLIP-FLOP/m-p/1628172#M14617
At this point I'm not even going to bother helping you if you feel like spamming the boards. Especially with a question that looks just like a homework problem.

Need reset box with flip-flop green LED and reset button

Before I build up a large number of these, is there an off-the-shelf box with flip-flop green LED and reset button?

Hi, I'm not sure what you mean. Are you looking for a phsyical project box witha built in reset switch and LED? Or are you talking about a LabVIEW template?
Chris Bakker
National Instruments
Applications Engineer
Check out LabVIEW 2009 and the New X-series DAQ!

How do I enable the flip/flop image button in the geometry room?

How do I enable the flip/flop buttons in the geometry room. A noob question to be sure, but I just can't figure it out. The buttons are grey, and won't respond when I click on them.
I shot on the HVX using the brevis adaptor, so the footage is all upside down. In FCP I corrected this, but upon importing the project into Color, the images were upside down again. Do I need to re-flip them in color for the final output? Or will they automatically be subject to the effects already in my time line when I export back to FCP? Either way I'd like to temporarily flip them in Color so I don't have to stand on my head while color correcting.
Anyone out there who can clue me in?

Use FCP... the geometry in COLOR was never meant to be more than a convenience, sort of... Final Touch always ignored everything in the Motion tab until recently, with ambiguous results. Now one doesn't really know where the flips flops and flies are coming from unless you've done them yourself but I do notice that keyframed geometry-composed camera moves rarely import or export correctly, and interlace is poison.
jPo

Error"Failed to resolve Convergence Issue"

Hello,
I am working with the Multisim13 and I when I am trying to implement the design as attached shows a window saying ""Failed to resolve Convergence Issue" as shown in attachment.
I found similar threads here
http://forums.ni.com/t5/Circuit-Design-Suite-Multisim/how-to-solve-simulation-error/m-p/838043/highl...
http://forums.ni.com/t5/Circuit-Design-Suite-Multisim/Problem-with-simulation/td-p/2603281/highlight...
Btu were not upto the solution to this.
Thanks.
Solved!
Go to Solution.
Attachments:
Error.jpg ‏327 KB
Design.jpg ‏446 KB

The Sallen-Key lowpass filter has C3 connected at the R5-U2 junction, not as your image shows.
The attached file has the SPICE listing I used. Because I did only AC analysis, none of the DC sources are required. In the listing R2 is the parallel equivalent of your R2 || R3 = 50 kΩ. The op amps are modeled as linear voltage controlled voltage sources with gain of 1 (E1 and E2). R5 was omitted because no current would flow through it. In the corrected Sallen-Key circuit it will be necessary. Resistors Rv1 and Re1 are probably not necessary but assure a DC path to ground from all nodes. I do not have Multisim. These files are modeled with a SPICE 3f5 engine.
The file test 2 stage.txt is the listing for the circuit in your image and test 2 stage SK.txt is modified to represent the Sallen-Key circuit.
The plot below is my analysis of the Sallen-Key version.
Lynn
Attachments:
test 2 stage.txt ‏1 KB
test 2 stage SK.txt ‏1 KB

What ADDER code would result in a one slice implementation (1LUT + 2 flip flop) per bit

I firstly apologise to all that are beeing asked this question for the time and effort I would cause
To utilise the FPGA to a have a max number of adders I would need an adder synthesised in a way that balances the LUT and Flip Flop usage.
any suggestions?

Hi
Thanks for the amazing answer its really great to know that there is one adder per LUT I never really realised it
the LUT is purely a Logic unit:
00 010101010101010
01 0011001100110011
10 0000111100001111
11 0000000011111111
so for the ADDER it needs per bit 2 EXOR 2 AND and 1 OR gate that you can implement in one single LUT,
the requirement is to calculate in parallel "flatten" the sequential bottle neck but you need the accumulator flip flops also nearby so with what you told one could have in a 2 LUT and 2 FF slice a 2 bit ADDER and ACC of 2 bits, hence for 10'000 slices in theory a 20'000 bit adder.
That is all I wanted to know and I opened this question so many can read and check is nothing wrong is said
Thanks to all that read and any suggestions are welcome!

Edge triggered D flip flop in labview fpga

Hi,
I am trying to write a program to test ADC with PXI-7962 FPGA. This is basically a 9 bit SAR ADC whose data is to be read every time a 100 MHz clock have a positive or nagative edge. So I have to check for edges in the clock and take the value of the 9 bits in that same instant, for which I need edge triggered D flip flops. But I could not find any D flip flop on the FPGA functions pallette and also could not find a good solution in the web. Can anybody help me in this regard?
Thanks,
Anindya

I would recommend giving yourself a foundation in labview if this is going to be a sustained development effort. The best way to do this is with instuctor led training. If that isn't an option then the next best thing is self paced online training, which is free if you have purchased LabVIEW or LabVIEW FPGA.
Strengthen Your Core with the New Self-Paced Online Training
https://decibel.ni.com/content/docs/DOC-32313
The advantage to giving yourself a foundation is you learn to ask the right questions earlier in development. The folks on the forums can only answer the questions you are asking, and while acessing every bit in a numeric is a perfectly reasonable question, we have no idea if what you are trying to do with them is reasonable and if accessing them all is even necessarry for your application.
National Instruments
FlexRIO Product Support Engineer

Flip Clock Counter Effect?

I have seen Apple use an effect in their keynote presentations where they have a retro looking flip clock counting up whatever stats they happen to be talking about at the time. For example, they use an animated counter that looks like one of these clocks:
http://www.ilounge.com/images/uploads/photo-flip-clock-1.jpg
Has anyone seen this effect and do you know how to reproduce it?

It's not a Keynote effect, and I'm not sure what app they used to do this. I was thinking maybe it was built into some other software and created as a QuickTime movie, but I can't find the other app that would have created it.

Problem building J-K Flip-Flop out of gates and other circuits

Hey
I've been having problems with Multisim 11.0 when ever I try building a J-K Flip-Flop out of gates .
The simulation stops at the fourth clock and doesn't want to set Q low, I've seen the error in other design were multisim doesn't want to do the logic operations.
Multisim seems to have problem were whenever there is a wire that splits from an outputs to two inputs, I've used the measurement probe on an other design and it shows that when ever there is a spilt the simulation it say its state is unknown...... Well I jus found out that when I put a probe on the schematic and status the simulation then it works perfectly
The picture should explain a lot more
I hope you can understand what my problem is
If I could get a solution to This problem(s) it would be great because I would like to be able to make more circuits without using several hours of trouble shooting only to come to the conclusion that it should probably work even though the simulation says no...
This would save a lot of time when I'm building those circuits in school and I would be able to make bigger circuit simulation
No matter how clever and complete your research is, there is always someone who knows more.
Attachments:
JK flip flop.ms11 ‏295 KB

Wasn't the design file attached?
I'll try to attach all the design just to be sure...
But the design that I really wish to get working correctly is the JK flip flop
No matter how clever and complete your research is, there is always someone who knows more.
Attachments:
Circuit Design Suite 11.0.zip ‏468 KB

Who can i make a set-reset flip-flop with labview interacting with for cycle outputs

Who can i make a set-reset flip-flop with labview interacting with for cycle outputs

Are you wanting a VI that emulates a RS filp flop, or do you have a question about using an actual one?
You can make a RS flip flop by knowing the 4 states:
R=0, S=0, Q=no change
R=0, S=1, Q=1
R=1, S=0, Q=0
R=1, S=1, Q=?(invalid condition)
I have attached a RS flip flop VI in LV version 6.0
dhuff
Attachments:
RS_Flip_Flop.vi ‏34 KB

How can I construct a flip flop or other similar VI?

Hi all,
I am trying to develop a hardware simulator and the hardware has some feedback in it. For starters, I'm trying to make a simple D flip flop. I can do this using a while loop and shift registers or a feedback node, but I have to make the module non-reentrant so that it stores the internal state between calls.
The problem with this is that I want to be able to put multiple flip flops on a diagram and if the VI is non-reentrant, which I have to do to use functional global variables, they all wind up sharing the same internal state, which is unacceptable. But of course, I can't make it reentrant, otherwise the next time I excute the flip flop VI, it won't be in the right state.
It seems that LabView needs a way to generate a VI that is re-entrant, but yet holds it's internal state on a PER-INSTANTIATION basis.
Any ideas?
Thanks,
Jason

JasonWB wrote:
Thanks - this seems to be working. I have an associate who claims he needs to change the name of the VI, even if it IS reentrant - I am looking into that. Thanks much for the help! I was getting confused with functional globals, thinking that was what I needed. So, I assume that as long as the particular instantiation is loaded into memory, it will hold all internal values in shift registers?
Your associate may be seeing something that could be tricking him into thinking that. Like if he is initializing the shift registers outside the loop, then the registers will not hold the previous value because they get re-initialized on each run. This has nothing to do with it being reentrant, it's just doing what it's wired to do.
Functional Globals are actually just subVIs that are not reentrant so that they can share data the same way a regular variable does.
And you're correct in that as long as the reentrant is in memory, the values in it's shift registers will hold.
Ed
Ed Dickens - Certified LabVIEW Architect - DISTek Integration, Inc. - NI Certified Alliance Partner
Using the Abort button to stop your VI is like using a tree to stop your car. It works, but there may be consequences.

Flip Flop from Safari to Finder

I don't now if this is the correct place to pose this question. Sometimes after I reboot, my Macbook flips screens from Safari to Finder about every 5 seconds. I guess it eventually stops because it's not doing it. I am on DSL, but I disconnected and it still continued to flip flop.

This is likely Google Drive. Try quitting it for now, or going to its preferences and then unchecking the option to show sync icons and the right click menu. This should prevent the problem from happening until an update is available from Google.

Exchange 2010 SP3 DAG Flip Flop File Share Witness Issue

Hi All,
We are facing one strange issue with Exchange 2010 SP3.
Our environment is as below
a single DAG spanned accross 2 AD sites with 6 MBX server.
Each site have 3 MBx server.
File Share Witness is on Hub server in primary site.
Note: The DAG IP is from Primary DC VLAN and which cant be streched accross DC due to network restrictions/limitations.
It was working fine till date.
But, yesterday onwards we are facing issue.
All DB dismounted and DAG name disappear from EMC and while doing refresh its giving error as below
Exception type: Microsoft.Exchange.Data.DataValidationException
Exception message: Could not convert property WitnessServer to type UncFileSharePath. Error while converting string 'vesthub700.mydomain.com\DAG1.mydomain.com' to result type Microsoft.Exchange.Data.UncFileSharePath: "vesthub700.mydomain.com\DAG1.mydomain.com"
is not an acceptable path. You must use an absolute, local, long file path, that doesn't contain '~', or a UNC path. Parameter name: path
We are not able to execute any cmdlets related to databaseavailabilitygroup from EMS and its giving same error.
Failover Cluster DAG resource is Flip/Flip continuously.
Its only become stable after reboot of the hub server holding FSW and the 1st mailbox server.(Cluster Owner)
We are even not able to move cluster group to different server.
Performed ExBPA no such issues found which related to DAG.
Performed clsuter validation.
Only generic cluster events in Mailbox servers.
Observation:
Its only become stabe if we remove the msExchFileShareWitness Value for DAG1 using ADSIEdit.
And the problem recurs if we set it back again.
Any help or suggestion is appreciated.
Thanks,
soumen
Soumen Ghosh

Hi Belinda,
Thanks! I have checked the Mailbox Server Application Log and found few 2155 Event Id generated at the time of the issue occured.
Process Microsoft.Exchange.ServiceHost.exe () (PID=9312). Configuration object CN=DAG1,CN=Database Availability Groups,CN=Exchange Administrative Group (FYDIBOHF23SPDLT),CN=Administrative Groups,CN=xxxxxx,CN=Microsoft Exchange,CN=Services,CN=Configuration,DC=mydomain,DC=com
read from DCTDK35.mydomain.com failed validation. DataValidationException will be thrown. Set event logging level for Validation category to Expert to get additional events about each failure.
One update is that the DAG is stable now after we set an alternate FSW last night.
Regarding the 2nd IP assignment for DAG for the 2nd subnet, we have gone through technet and other sites which refering to add the same from EMC or EMS.
Is it sufficinet to simply adding the 2nd IP to DAG from EMC or EMS? Or do we need to take any other special consideration.
Also, adding another IP it will create one more IP address resource to Failover Cluster, but I belive at a time both the IP wont be online. Do we need to keep it offline manually or its automatically taken care by Exchange.
Please suggest.
Also, regarding executing the CollectOverMetrics.ps1 we are following
http://www.msexchange.org/articles-tutorials/exchange-server-2010/monitoring-operations/monitor-dag-database-failover.html
but failed to execute. Can you suggest the correct parameter.
Thanks,
Soumen
Soumen Ghosh

Calendar Server/Convergence Issues

Hi,
I recently managed to install Comm Suite 7 on Solaris x86_64 under a sparse zone; I'm really new to this.
Calendar Server (CALDAV) 7u1 (7.1-1.11)
Convergence 2 (2.0-0.06)
running glassfish 2.2.1 (open source edition)
Within convergence I have 2 issues:
- Users can't click the 'New Event' button under the calendar view. Nothing appears, however if you navigate away from the page the browser warns that there are x forms left open for the x amount I clicked the new event button. Log files are not really telling me much
This issue only occurs on the default user calendar. When users create a new calendar and click the new event button, it works as expected.
- Not all timezones are listed; I lack all the European ones although that are present in the timezoneids.txt file under the deployment
Anyone encountered this or could point our where to start looking? I've been poring over the massive documentation set on the wiki and following some troubleshooting guides but nothing really came out.

Update:
This issue seems to be really down to timezones; I moved the file aside and created a new one just containing the one I want (Europe/Paris).
After that I switched all timezones (column wcaptzid) in the DB table CalProp to Europe/Paris and the convergence calendar behaves 'normal'
Still would be very interested in finding out how to look further into this and if possible work with more timezones than Europe/Paris :)

Flip Flop Counter 7-segment 4511 convergence issue

Similar Messages

Maybe you are looking for