VHDL code integration?

Hi everyone,
We've been developing OFDM and SOQPSK-TG transmitter and receiver hardware in FPGA using the design suite. Previously we were using LabVIEW FPGA. 
My question is, how do you import pre-written VHDL code to be compiled in the design suite? I cannot seem to figure out how to do this, which was possible with LabVIEW FPGA software. Which type of FPGA-targeted VI would you start with?
Thanks!
-Brian
Solved!
Go to Solution.

I would definitely recommend trying to repair/reinstall VeriStand since you have the code working flawlessly on another set up (could be a corrupt install).
I not familiar with any cRIO hard drive test off the top of my head, but let me look into that and see if we can come up with anything.
Also, for best practices in VeriStand, the closest thing I can recommend is the Getting Started materials but this is probably not helpful to you. The next thing would be the actual training but I understand that may not be doable as well. Just from your description of your architecture, I do not see anything inherently wrong but I would have to take a look at the project itself to know for sure.
Daniel K | NI Applications Engineer | Certified LabVIEW Developer

Similar Messages

  • LabView fpga VHDL code and compiler

    Hello,
    I'm in the project where we would like to use NI hardware (more likely cRIO system). With NI hardware we will read/wright several AI/AO and DIO and perform some math and controls on the result of readings. We are planning to design FPGA code for project, but we are thinking about implement all data processing and control logic in VHDL and link it with AI, AO and DIO with help CLIP or IP Integration Node as explained in this : "white-paper": http://www.ni.com/white-paper/7444/en/
    Mentioned above paper explain how to implement VHDL code in LabVIEW FPGA VI using CLIP or IP Integration Node, but the topic that is not highlight explicitly is how these construction CLIP and IP Integration Node will be handled by Compiler. The main reason for such approach (VHDL linked with part that read/write into hardware AI AO and DIO) we expect that our VHDL code will be handled by LabVIEW compiler without modification and passed to Xilinx Compiler synthesis as is (path for Compile process I've taken from here: http://www.ni.com/white-paper/9381/en/ ), so we will be able at some level bypass the intermediate process of compilation and get almost the same result as if we design pure VHDL code and use Xilinx ISE for Synthesis Mapping and Bit File generation.
    Will this approach work? I was not able to find any documents that explain the Compiler behavior and confirm that VHDL code handled untouched or will modified, does such document exist?
    Note. I've requested official  assistance from NI support on topic above, but I would like to post this question on forum hoping get more feedback.

    Hello RangerOne,
    There won't be any modications to the internal logic of the VHDL that you implement in the IP integration node. Though I've seen developers unfamiliar with LabVIEW FPGA get tripped up on the synchronization registers that LabVIEW FPGA inserts into the code around the integration node. Learning where and why these syncrhonization registers are inserted has in my experience always resolved this issue. These two help documents do a good job of explaining the 'where and why' of synch registers when the enable chain is present, or when working with IO inside of a SCTL.  
    With regards to the stability of LabVIEW FPGA, I would second Daniel's sentiments. What about the known issues list conveys instability and risk? As a point of comparison, here are the known issues for ISE 14.x. 
    If you are looking to minimize risk, I would recommend developing the critical logic in the development enviroment in which you are comfortable setting up a comprehensive test bench since testing the code is the only way to truly verify its functionality. For me this would be LabVIEW FPGA as it has excellent trouble shooting tools and I've been developing in it for quite some time. Perhaps you're more familiar with ISE than LabVIEW FPGA and that is the source of your trepidation? If that is the case then you may find the High Performance FPGA Developers Guide a good read.  You may also find a few of the case studies on our website reassuring since they demonstrate other teams successfully implementing a solution using LabVIEW FPGA. Here's one that used LabVIEW FPGA in conjnction with VHDL IP similiar to what you are doing.
    National Instruments
    FlexRIO Product Support Engineer

  • Code Integrity Check Failure

    I am getting the following error in Windows 8 (and 8.1) when a c++ module that I developed is loaded. I am not getting the error on Windows 7.
    "Code integrity determined that the image hash of a file is not valid.  The file could be corrupt due to unauthorized modification or the invalid hash could indicate a potential disk device error."
    After lots of searching I came across this TechNet article:http://social.technet.microsoft.com/wiki/contents/articles/255.forced-integrity-signing-of-portable-executable-pe-files.aspx#What_is_Force_Integrity_checking
    I verified that I added the "/integritycheck" linker parameter and my signing command is using the "/ph" parameter.
    Does anyone know how to resolve this issue?

    Hi Paul,
    Thanks for posting in MSDN forum.
    I am trying to involve some others to help you on this issue. It would be better if you could tell us more about your C++ module. Is it a COM dll or resource dll something? x86 or x64?
    I would suggeset try rebuild this C++ module in windows 8 to check if this issue persist, or something else happens?
    Best regards,
    Shu Hu
    We are trying to better understand customer views on social support experience, so your participation in this interview project would be greatly appreciated if you have time. Thanks for helping make community forums a great place.
    Click
    HERE to participate the survey.

  • CODA INTEGRATION

    Hi Experts,
    Please help me out here.  i would like to know what are the points that i have to consider while integrating CODA with SAP HR.

    Hi
    Check this help link on programs that are run to recieve CODA info.
    http://help.sap.com/erp2005_ehp_02/helpdata/en/43/0bd62a43de11d1896f0000e8322d00/frameset.htm
    If this helps, pl do reward.
    Thanks

  • Tax code integration from shopping cart to PO in R3

    Hello Guru's
    Customer want to use tax code in SRM for catalog buying. We are on SRM 5.0 SAP R3 ECC 6.0 and the intention is to have have a tax code registration on the shopping cart which drops on the Purchase Order. Invocie shows tax code from PO. (They use invoice scanning).
    Can anybody help me with some usefull t ips on configuration ?
    Thanks as ever!

    http://www.sdn.sap.com/irj/scn/index?rid=/library/uuid/d076b9e9-7056-2b10-4483-a56737b0ef3c&overridelayout=true
    please refer kathir blog for your reference
    for describe/ material procurement
    if you activate tax via SPRO in SRM then only you get TAX field at basic data
    i may not sure for catalog.
    first activate
    spro
    cross application basic settings
    tax calculations
    tax calculations occurs in back end system .
    and notice your catalaog sc basic data .
    br
    muthu

  • Html code integration iWeb

    Is there a way to add html Code to a site? f.e. to add some site content or an rss feed. o.s.

    Yes, there is. In the Widgets panel in iWeb's right side slide-out, you'll see an +RSS Feed+ widget and an +HTML Snippet+ widget. See here:
    http://www.apple.com/ilife/iweb/#widgets
    ...simply drag the widget onto iWeb's canvas.

  • Bar Code Integration...

    Hi Experts....
              I need to integrate the OCR or MICR with my system, to scan the bar codes. But also i am using SAP B1, now i need to automate this bar code processing with SAP B1,   
             What is the way for this problem?
             I have already seen previous thread but i am not satisfied with tat result...............

    Hi Mani,
    Check thefollowing  thread
    Barcode scanner addon
    BARCODE !!
    Re: barcode
    Barcode Scanning
    Re: Barcode creation
    *Close the thread if issue solved.
    Regards
    Jambulingam.P

  • VHDL-Code within Labview

    Hi @all,
    I've to admit, that I don't know Labview by now, therefor I've a
    question on a topic I couldn't find a satisfying answer on in the internet.
    My intention is to control test board using a digital I/O-card (no
    FPGA). For the development of the test board (or more precisely the
    chips on that board) a VHDL-Simulation has been used and a
    VHDL-Testbench has been implemented.
    I could synthesize the VHDL-testbench on a FPGA-Board, but I would
    prefer to Labview and a digital I/O-card.
    My question is: Is it possible to implement VHDL-Entities in LabView?
    If yes, which LavView Modules do a need? I've read something about a
    "HDL Interface Node" included in "LabVIEW FPGA Module" since v.7.1, but
    I don't have the "LabVIEW FPGA Module" and I don't won't to program a
    FPGA. I only want to use my existing (complex) VHDL-statemachine to
    assign a few ouputs. Timing and speed are not a problem.
    Is there a way to do that with Labview?
    Thanks,
    Andreas

    It sounds like your are asking for the ability to use LabVIEW to simulate your VHDL files.  You would then use these HDL simulation results as digital test vectors for a DIO board.  LabVIEW today does not natively include this capabiliity.  I believe you have a few options:
    1 - Many VHDL simulation software packages can be called from the command line.  You could build a LabVIEW VI to call your simulation tool, run your testbench and parse the results into a digital waveform for your DIO board.  NI Multisim may allow for this as well (I'm not sure, so you'll need to do some Multisim research before going this route).
    2 - Use the NI Digital Waveform Editor to import your simulation output as a test vector.  You can then verify the waveforms, make any changes, and save it for use with your DIO board.  Here is a link: http://sine.ni.com/nips/cds/view/p/lang/en/nid/13050
    3 - The HDL node available in LV FPGA allows you to synthesize custom HDL into a LV FPGA target.  If you prefer the DIO board as your interface, then this would not work for you.
    Based on your notes, I would look into the Digital Waveform Editor's VCD importing feature first (option 2 above). 
    Which DIO board are you using?  And what do you use for VHDL simulation/synthesis for your test board?
    -RB

  • VHDL Code Counter Tool (SLOC)

    Can anyone point me to a tool for counting lines of code in a bunch of files making up my project?
    Ideally I'd like something that I can point to the root folder of my project and scans though all the subfolders counting up lines of code in the .vhd files it comes accross.
    Thanks!

    If you are using UNIX you can do this:
    find . -name "*.vhd" -type f -exec wc -l {} \;
    Can do the same in windows with Cygwin installed
     

  • Fpga VHDL import in Labview

    Hello,
    I have to import VHDL code in Labview. I would like to know what is the best solution betveen CLIP, IP Node integration or HDL node of the previous version of Labview if it is possible to use it.
    Thank you
    Solved!
    Go to Solution.

    Hello,
    I think those documentations will help you to choose, depending on your requirements:
    Difference Between CLIP Node and HDL Node
    CLIP and IP Integration Node Differences
    Regards,
    Mathieu P. | Certified LabVIEW Associate Developer
    National Instruments France
    #adMrkt{text-align: center;font-size:11px; font-weight: bold;} #adMrkt a {text-decoration: none;} #adMrkt a:hover{font-size: 9px;} #adMrkt a span{display: none;} #adMrkt a:hover span{display: block;}
    Journées techniques : des fondamentaux aux dernières technologies pour la mesure et le contrôle/comm...

  • Custom web adi integrator

    I am developing a custom web adi integrator for uploading Bill of materials details from excel to oracle apps. I have created a custom integrator. I am able to see it while defining layout. I have defined layout,too. But after that when i am going to create a document, I am unable to see it in the select integrator drop-down list. Can anyone help me in this?
    Can anyone send me a document for creating custom integrator?

    You haven't included what version of Web ADI. But I'm going to guess that from your problem you are on Release 12.
    Web ADI included additional security options in the later versions of 11.5.10 and Release 12. You have run into one of these. All Integrators are now required to be secured by a form function. When the Create Document Page Flow runs in Release 12. All integrators are cross-checked against the assigned form functions in the current menu assigned to the responsibility. Only the integrators that have a match are shown in the list (11.5.10 the full list was shown, the check was then performed when attempting to navigate to the next page).
    BEGIN
    BNE_SECURITY_UTILS_PKG.ADD_OBJECT_RULES
    (Product Application Id,
    'Integrator Code',
    'INTEGRATOR',
    'Security Code',
    'FUNCTION',
    'List of Form Function Code Names',
    User Id
    END;
    COMMIT
    Subsituting
    Product Application Id - The Custom Application ID you are using for your dev,
    Integrator Code - Integrator Code for the integrator you are securing
    Security Code - for your use, just use the same value as Integrator Code
    List of Form Function Code Names - 'BNE_ADI_CREATE_DOCUMENT,BNE_CREATE_DOCUMENT'
    User Id - the Applications User Id you are using for development.
    You will need to bounce Apache or use Bne Admin Servlet to clear the Web ADI caches before this will be uptaken.
    Also - The Define Layout and Define Mapping flows don't perform the same check if you have the System Adminstrator privilleges. Which would be why you can see your custom integrator in those flows.

  • MM integration with FICO and SD

    Hello MM gurus!
    Pls can any one explain about MM intigration with FICO AND SD with some real time objects.
    i want to be clear in the integration part of this modules with MM.
    Thanks in Advance.
    Regards,
    Pieadad.

    hi
    The main integration between FI-MM is
    1) Valuation & Account determination
    main transactions are OMWB/OBYC
    Material price change -- MR21
    2) Purchasing -- Account assigned PO's & PR's
    Tax code integration with pricing schema
    3) CIN activities
    J1IT India localization
    if u search on net u will many sites providing integration of FI MM SD ,check following
    http://www.sapcustomization.com/document/fi_mm_integration.pdf
    http://www.sap-basis-abap.com/mm/sap-mm-and-fi-integration.htm
    http://www.sapstudymaterials.com/
    http://www.sap-img.com/financial/integration-of-fico-with-other-modules.htm
    hope it helps
    regards
    kunal

  • PVCS version control integration in LabVIEW?

    I am currently using the free 2 client Perforce software with LabVIEW.  It works well for my needs, as we have only 2 developers working on this project.  However, we were just got bought out by a larger company that uses Serena PVCS for their version control.  We are transitioning to their IT system and I need to transfer everything to a new server anyway, so was considering trying PVCS instead. 
    I would love to hear about anyones experience with PVCS integrated with LabVIEW?  Or even better, if anyone has the experience to compare PVCS with Perforce in terms of LabVIEW integration?  I need to weigh the two options. 
    Thanks for your help!
    Rebecca 
    Rebecca Abbott
    Serica Technologies, Inc.

    Nothing much yet, but I found a website that has the batch file for integration with SVN.
    Guess I have to contact the author to get more details:
    http://arwaheem.wordpress.com/2008/04/30/siebel-version-control-source-code-integration-using-sub-version/

  • Fpga disabled code using space on a FPGA

    I have a endable/disable diagram for emulation a FIFO during emulation mode. see atached picture.
    Does the disabled code use space on an FPGA ( I have not enough space on my 3Mgate FPGA for my program)
    I ask this because in some other part of the labview code I had compiling error (in VHDL code) in disabbled laview code.
    So it looks like if the disabled code takes space on the FPGA, is this the case?
    Frank
    Attachments:
    FIFO emulation.GIF ‏10 KB

    The code in disable structure doesn't take space on the FPGA, I use it often and it works.
    But in your case, i guess you should disable the for loop too. Because you have an empty loop that have an auto-index activated, and since this part is not disabled, it takes space on your FPGA.
    Hope this helps,
    Xavier

  • Source version control integration with siebel

    Hi All,
    I am trying to integrate siebel tools with third party version control i.e svn
    I have passed the required paramters in srcctrl bat & set the option in tools accordingly.
    Checout/checkin happening fine.But files not getting created in SVN repository
    Does any one has working srcctl bat file for the same
    Appreciate all your help

    Nothing much yet, but I found a website that has the batch file for integration with SVN.
    Guess I have to contact the author to get more details:
    http://arwaheem.wordpress.com/2008/04/30/siebel-version-control-source-code-integration-using-sub-version/

Maybe you are looking for