Long FPGA compilation time ( 30 hrs)

I am writing some small test programs to check a PXI-7831R FPGA card.
One program is a FOR loop inside a WHILE loop with a single AI read. I run the FOR 1000 times, then output a 1000-element array of 16-bit AI values through auto-indexing. This program compiled for 31 hours and 15 minutes before I aborted.
Is there a reason for such a long compile time (too large an array)?
Are there certain programming architectures that I should avoid on FPGA (e.g., nested loops)?
I am running LVRT7.1 on a PXI-8145RT. There is also a 7350 motion board installed, though not used in this program.
Thanks.
Laine

I've read somewhere in the FPGA documentation that arrays in FPGA applications should be limited to 32 elements. The consume a large amount of space on the chip, so you need to be careful when using them.
Ed
Ed Dickens - Certified LabVIEW Architect - DISTek Integration, Inc. - NI Certified Alliance Partner
Using the Abort button to stop your VI is like using a tree to stop your car. It works, but there may be consequences.

Similar Messages

  • How can I reduce FPGA compiler time

    Hi,
    I am trying to implement a PID control loop on the FPGA of a cRIO. 
    The VI which runs on the FPGA target takes very long to compile (1h+).
    Does anyone have an idea while the compilation takes so long and how I might be able to inprove compilation time?
    The program can be found in attachment.
    Best regards,
    Jasper
    Attachments:
    PID FPGA TEST.zip ‏160 KB

    Hi Jasper,
    FPGA's normally take a very long time to compile compared to software compilations. 1 hour sounds about right for a slightly above average sized project. Compile times of anywhere from 2-4 hours (and longer for larger devices!) are not unheard of.
    Companies who are serious about FPGA compilation and rely on quick turnaround invest in servers which contain many computers to work on the compilation (this is also why when you compile, it asks you if you would like to compile on the "local sever" (your computer) or an external server).
    NI also has a cloud compiler available that will let you compile your code on their servers, however you must pay for the time. I think they offer a free trial if you wanted to see how it works.
    So if you seriously need quick turnaround, you must consider some serious hardware.
    Otherwise, you will have to queue up multiple compilations and let them run overnight like the rest of us.  
    www.movimed.com - Custom Imaging Solutions

  • [cRIO] FPGA compile time

    Hello, I was wondering the normal time for LabVIEW to compile a program for cRIO FPGA target.
    It has been taking 15 minutes per compile. I was wondering whether this is normal or whether there
    is something I could do to make it faster. 
    - Thank you 

    This is the compile report of the code I am working with:
    Status: Compilation successful.
    Compilation Summary
    Logic Utilization:
      Number of Slice Flip Flops:       5,531 out of  40,960   13%
      Number of 4 input LUTs:           5,475 out of  40,960   13%
    Device Utilization Summary:
       Number of BUFGMUXs                        2 out of 8      25%
          Number of LOCed BUFGMUXs               1 out of 2      50%
       Number of External IOBs                 164 out of 333    49%
          Number of LOCed IOBs                 164 out of 164   100%
       Number of MULT18X18s                     14 out of 40     35%
       Number of Slices                       3874 out of 20480  18%
          Number of SLICEMs                      4 out of 10240   1%
    Clock Rates: (Requested rates are adjusted for jitter and accuracy)
      Base clock: 40 MHz Onboard Clock
          Requested Rate:      40.408938MHz
          Theoretical Maximum: 54.191730MHz
      Base clock: MiteClk (Used by non-diagram components)
          Requested Rate:      33.037101MHz
          Theoretical Maximum: 61.406202MHz
    Start Time: 9/18/2008 12:13:18 PM
    End Time: 9/18/2008 12:29:22 PM
    This is the compile report if I delete most of the code.
    It only has a while loop and I/O pin read and write, and an inverter.
    [Screenshot]
    Status: Compilation successful.
    Compilation Summary
    Logic Utilization:
      Number of Slice Flip Flops:         583 out of  40,960    1%
      Number of 4 input LUTs:           1,021 out of  40,960    2%
    Device Utilization Summary:
       Number of BUFGMUXs                        2 out of 8      25%
          Number of LOCed BUFGMUXs               1 out of 2      50%
       Number of External IOBs                 164 out of 333    49%
          Number of LOCed IOBs                 164 out of 164   100%
       Number of Slices                        671 out of 20480   3%
          Number of SLICEMs                      4 out of 10240   1%
    Clock Rates: (Requested rates are adjusted for jitter and accuracy)
      Base clock: 40 MHz Onboard Clock
          Requested Rate:      40.408938MHz
          Theoretical Maximum: 85.113627MHz
      Base clock: MiteClk (Used by non-diagram components)
          Requested Rate:      33.037101MHz
          Theoretical Maximum: 70.566650MHz
    Start Time: 9/18/2008 2:00:03 PM
    End Time: 9/18/2008 2:12:19 PM

  • I am using my Ipad on a remote craftshow site and am having problems with battery lasting 8 hrs. Can I use a 12v rv battery to recharge it or atleast maintain the charg over longer periods of time? I have a dc adapter. thanks

    I am using my Ipad on a remote craftshow site and am having problems with battery lasting 8 hrs. Can I use a 12v rv battery to recharge it or at least maintain the charge over longer periods of time? I have a dc adapter. thanks

    You should be able to use the battery if you get a car type charger which recharges mobile devices.
    The full size iPads use a 10-12W charger, whereas the mini uses a 5W charger. Many car chargers only supply 5W. But at 5W, the car charger should give you some extra time on your iPad. It would be best to use a 10-12W car charger.
     Cheers, Tom

  • Compilation time - LabVIEW FPGA project

    I am trying to compile a LabVIEW FPGA project over NI PXIe-1071 chassis.
    My problem briefly lies in the compilation time which last hours while only takes approximately 20 minutes on another chassis I am having with exactly the same specifications.
    Is there any project settings I should check which may casuing this problem ?
    Thanks.

    The FPGA boards exactly the same and the VI is exactly the same? All you are changing is the chassis? R Series or FlexRIO? What version of LabVIEW FPGA? How much are the designs "filled up" (like what is the percent utilization of slices)? There are project settings for effort levels of the Xilinx tools depending on what version of LabVIEW you are using. 

  • So is arch basically gentoo without the long compile times?

    I've been recently trying different distros, and was considering trying arch linux. I've always liked gentoo because of it's thorough package database that always up-to-date, and it let's you install and update packages with one command.  But I've always hated it's long compile times. And it's not like I really need super fast programs when I have an Athlon 64 3000. So is arch linux kept up-to-date, and can you install every single package known to man using pacman?

    The only things you may miss from Gentoo :
    - portage's relatively huge package support
    - the smell of the cup of coffee you drink when compiling
    - emerge's colored output
    - Gentoo's stability.
    - Gentoo's geek appeal
    - Gentoo puts ebuilds in ONE place. Arch puts them in several(too much ?) repositories. But of course, Arch has less developers so they can't support all the software in the world.
    The things you may gain with Arch over Gentoo
    - Arch's layout is very simpler, and thus very very customizable. If you dig a little in the initscripts and optimize them according to your system, you will boot with the smallest delay in the world.
    - Arch's speed in general is amazing, especially pacman, since it is written in C and not in Python. Searches with pacman are completed in less than a second. Portage will take...er.....longer...
    - ABS is basically a port system where you can recompile the binaries with the options YOU want. Instead of an ebuild, you have a PKGBUILD, which I find to be simpler to understand than an ebuild. You can also make your own packages easily.
    -Arch is much more bleeding edge(sometimes hurting stability). But a new package always corrects the problem very shortly.
    - You may like to be able to install Arch 10 times with all the packages whereas you would just be on half-installing the Gentoo base system.

  • LV FPGA compilation problem (urgent)

    Hi,
    I am trying to implment a LV FPGA code in my crio 9074 but it is taking unsusually long time(40 mins and up).
    I am trying to implement this example to generate a waveform:   http://www.ni.com/example/28209/en/  
    Till now it is showing "generating cores" message and in the log I am getting repeatedly this message:
    aved CGP file for project 'coregen'.
    Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
    Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
    Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
    Generating implementation netlist for
    'ReallyLongUniqueName_ReallyLongUniqueName'...
    Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
    Release 13.4 - Xilinx CORE Generator O.87xd (nt)
    Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
    All runtime messages will be recorded in
    C:\NIFPGA\jobs\W543T9Q_a5T1mXb\coregen.log
    Saved CGP file for project 'coregen'.
    Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
    Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
    Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
    Generating implementation netlist for
    'ReallyLongUniqueName_ReallyLongUniqueName'...
    Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
    It seems that is in some kind of endless loop. Peae guide me how to solve the issue. 
    Thanks ..
    Solved!
    Go to Solution.

    Those are "normal" output messages from the compilation process (although they are somewhat curious). It is normal to have a number of these modules in the FPGA design if you are using the analysis library functions; each one can take several minutes to synthesize. Did the compile eventually finish?
    Luckily, if you make only minor changes in subsequent compiles the compile times should decrease as the compiled results from each of these components is cached.

  • FPGA compilation not completing.- Generating Cores

    When i compile my FPGA code I get the above window and will be in the same status for more than 10 hrs and still no progress and no  errors are thrown by the compiler. I have tried with different Design strategy like Balanced, minimum time  etc

    What version of LV? OS?
    Has FPGA compilation ever worked on this computer? 
    For test purposes, have you tried compiling a very simple FPGA VI? Does this happen with any VI you try to compile?
    Can you tell by looking at the task monitor whether the compiler is still actively doing something (consuming CPU cycles) after 10 hours?
    Mike...
    Certified Professional Instructor
    Certified LabVIEW Architect
    LabVIEW Champion
    "... after all, He's not a tame lion..."
    Be thinking ahead and mark your dance card for NI Week 2015 now: TS 6139 - Object Oriented First Steps

  • Fpga compilation xilinx error 'Process "Map" failed' - 'unroutable situation'

    When I try to compile a Labview fpga project on our new system, it fails with the following error summary (the full Xilinx log is attached):
    LabVIEW FPGA: The compilation failed due to a xilinx error.
    Details:
    ERROR:LIT:536 - IBUF symbol "aUserGpio<1>_IBUF" (output
    signal=aUserGpio<1>_IBUF) has the attribute IOBDELAY set to value NONE and it
    is driving an IODELAY. If the IOBDELAY attribute is on the driving PAD, it
    has precedence over the IBUF one. Either the constraint or the design need
    modification to prevent an unroutable situation.
    Errors found during logical drc.
    Design Summary
    Number of errors : 1
    Number of warnings : 349
    Process "Map" failed
    Start Time: 10:31:49 AM
    End Time: 10:55:32 AM
    Total Time: 00:23:43
    Hardware:
    NI PXIe-1071 Chassis
    NI PXIe-8108 Embedded controller
    NI PXIe-7965R FPGA FlexRIO FPGA module
    NI 5761 250 MS/s 14 bit Analog input digitizer
    Installed software:
    Labview 2011 version 11.0
    Labview FPGA module 11.0.0
    FPGA compilation tools (Xilinx12_4)
    NI FlexRIO Adapter Module Support 2.2.0
    NI-RIO 4.0 (FlexRIO 2.1.0)
    Xilinx DRAM compilation bug fix patch from NI article id 5E4FNCDP
    Xilinx clock bug fix patch from NI article id 5GFAB7DP
    replaces c:\NIFPGA\programs\Xilinx11_5\ISE\xilinx\lib\nt\libPlXil_Clocks.dll; The installed version is c:\NIFPGA\programs\Xilinx12_4-> Manually copied the dll to the installed version
    The Project uses the 5761 low speed clip and a DRAM FIFO.
    I tried to compile it before installing any patch, after installing the DRAM patch, and after installing both patches and always got a Xilinx error after ~10 minutes compile time. The error summary shown above and the attached Xilinx log are from compiling with both patches installed.
    It compiled correctly on our older system:
    Hardware:
    NI PXIe-1082 Chassis
    NI PXIe-8133 Embedded controller
    NI PXIe-7965R FPGA FlexRIO FPGA module
    NI 5761 250 MS/s 14 bit Analog input digitizer
    Installed software:
    Labview2011version10.0.0
    LabviewFPGAmodule10.0.0
    FPGAcompilationtools (Xilinx11_5)
    NIFlexRIOAdapterModuleSupport2.1.0
    NI-RIO3.5.1 (FlexRIO1.5.0)
    XilinxDRAMcompilationbugfixpatchfromNIarticleid5E4FNCDP
    Any help / suggestions greatly appreciated,
    Fabrizio
    Attachments:
    XilinxLog.txt ‏1482 KB

    Hi Torpedotown, 
    Can you tell me what version of FlexRIO Adapter Module Support you are using? 
    The 5761 Low Speed CLIP has a constraint that doesn't work properly with some versions of the compilation tools.  In order to solve this you should be able to upgrade to our latest version of FAM support, or go change the constraint manually.  
    For the latest version of FAM support, go to http://ni.com/info and enter code "famsoftware"
    If you've modified constraint files before and feel comfortable doing it yourself, let me know and I can provide you with the details on how to do that. 
    Thanks!
    National Instruments
    FlexRIO & R-Series Product Support Engineer

  • SRF compile time taking 5 hours!!!

    Hello,
    I am not sure if this is the right place to post this question, but I will start here. I am using a Siebel 6 install on a Win XP desktop. In the past, the srf times would take around 2 hours, now, they go upwards to 5-6 hours, which is causing a huge impact on my dept. Some ideas I have that have changed since the 2 hour times, SP3 installed for XP, Symantec upgrade to Symantec EndPoint. Nothing else is running on the machine. I have 3 gb RAM also installed. I do not have a strong background in configuring Siebel Tools to try to optimize the performance, but does anyone have any ideas on where I can start looking to see why the compile is taking so long?
    Any help is greatly appreciated.
    Thank you,
    Mike

    Hi Mike,
    Very common pb. We have helped customers, and also back when some of us were in the engineering team at Siebel Systems, reduce srf compilation time from 8hours down to 2hours...and these days, our siebel monitoring software can help you do this without getting help from anyone in my team...
    If you come to the oracle open world this week, come to our booth (#104 moscone south) and participate to the lottery to win 1 month free use of Germain Monitoring software (complete monitoring and root-cause analysis software built specifically for Siebel CRM. GM automically solves or identify root-cause of any siebel performance issues, rca occurs at every layer of your infrastructure from the end user desktop, firewalls, load balancers, network(lan/www), web, app, db servers, sql, eai, workflow, eScripts...)
    Let us know how we can help...have a nice weekend,
    Regards,
    Yannick Germain
    GERMAIN SOFTWARE
    21 Columbus Avenue, Suite 221
    San Francisco, CA 94111, USA
    Cell: +1-415-606-3420
    Fax: +1-415-651-9683
    [email protected]
    http://www.germainsoftware.com

  • FPGA: compilation error: size of concat operation is different than size of the target

    Today I got an error, for which I couldn't find a solution.
    I use the PXI-7813R FPGA, with Xilinx tools 10.1
    At compilation, the error I get is:
    Compilation failed due to a Xilinx error.
    Details:
    ERROR:HDLParsers:804 - "C:/NIFPGA/jobs/TESY1S8_X4PR8hn/NiFpgaAG_000000ce_CaseStructureFrame_0000.vhd" Line 301. Size of concat operation is different than size of the target.
    ERROR:HDLParsers:804 - "C:/NIFPGA/jobs/TESY1S8_X4PR8hn/NiFpgaAG_000000ce_CaseStructureFrame_0000.vhd" Line 372. Size of concat operation is different than size of the target.
    --> 
    Total memory usage is 185944 kilobytes
    Number of errors   :    2 (   0 filtered)
    Number of warnings :    0 (   0 filtered)
    Number of infos    :    0 (   0 filtered)
    Process "Synthesis" failed
    Start Time: 18:25:26
    End Time: 18:28:54
    Total Time: 00:03:27
    What can cause a concat size difference?

    This is by the way the configuration:
    Project: FPGAWrapperMG100125AOD.lvproj
    Target: FPGA Target (RIO0, PXI-7813R)
    Build Specification: fpga_integrator_AOD_random_access
    Top level VI: fpga_integrator_AOD_random_access.vi
    Compiling on LabVIEW FPGA Compile Cloud Service
    Compilation Tool: Xilinx 10.1
    Start Time: 05.07.2011 19:06:12
    Run when loaded to Fpga: FALSE
    Xilinx Options
    Design Strategy: Custom
    Synthesis Optimization Goal: Area
    Synthesis Optimization Effort: Normal
    Map Overall Effort Level: Default Xilinx setting
    Place and Route Overall Effort Level: High
    JobId: FNW72uPWorking Directory: C:\NIFPGA\compilation\FPGAWrapperMG100_FPGATarget_fpgaintegratorAO_9D5B4237
    The Xilinx log is attached.
    Attachments:
    XilinxLog.txt ‏80 KB

  • Why is the FPGA compiler server so slow?

    FPGA Cloud compiler is faster because NI servers are high performance, right????
    Well, my Windows 7 PC is high performance, but no luck there!
    Total CPU usage is never more than 25% and total memory usage (including other applications) is less than 16%.
    Why does the compile server not use all available resources? has it been restricted?
    How can I leverage more power from my PC?
    If NI Servers can compile code quicker, there must be plausible explanation / reason?
    Please advise, how to make the compile server run faster locally?
    Solved!
    Go to Solution.

    Try this if you haven't yet:
    http://forums.ni.com/t5/LabVIEW-FPGA-Idea-Exchange/Turbo-Boost-the-speed-of-FPGA-compiles-under-Wind...
    In my experience, taking advantage of Intel's Turbo Boost (my PC has i5) reduced compile time from 85 minutes to 45.
    I'm currently testing Cloud Compiler and it took 110 minutes.  How can Cloud Compile Server be the slowest compile?

  • Flex skins - compile time or not?

    Hi there, I am sorry if this seems like too simple of a
    question, but I have searched around and I don't even know if I am
    looking for the right words to ask this with. Put as simply as
    possible, if I am developing a skin for an application that we will
    then give to our customers, will they have to recompile the app in
    order to change the skin or will they have the ability to put a new
    skin into the app after it has been compiled and released? Is the
    skin embedded in the app or is it held separately? Is there a
    difference between using graphical vs. programmatic skins at
    compile time? Thanks for any help you can give me, and Happy New
    Year!

    The application can use a compiled CSS file and load it at
    runtime, but the app must be set up to use it before it is
    compiled. Then you can swap out the swf with a new one and it will
    work as long as all the style names and style assignments are the
    same as the old one. You cannot add a swf with skins to an existing
    app without setting it up first and compiling the app.

  • What is the maximum number of the parallel blocks or maximum pair of shift register used in FPGA VI time loop with cRIO 9104?

      I am writing a FPGA VI with module cRIO 9104, I need to do a lot of parallel execution of inside a timed loop. In total, I have used 20 pairs of shift registers in the timed loop, which simply means there is 20 parallel exceution across ONE time loop. However, it tells me that there is an over-used of the FPGA resources in the compliation report. One is the Slices and the other is the number 4 of LUTS ( see the attached file), would the compile will be sucessful if I change it to ALL block diagrams cascaded in series without using any shift register accross the timed loop? And do you think that it is reaosnable to have 20 pairs of shift register arranged in parallel inside a timed loop.
      Thank you!
    Attachments:
    afternoon912.jpg ‏2305 KB

    Your compilation report has 2 useful numbers to help answer your question, I'll summarize:
    Number of Slice Flip Flops = 27%
    Number of 4 Input LUT's = 100% *
    You are using the Timed Loop Shift registers to pass a value from one iteration of your loop to the next.  The LabVIEW FPGA compiler will use Slice Flip Flops to create this behavior in the FPGA fabric.  You are only using 27% of the Flip Flops, therefore the 20 Shift Registers are not your problem. 
    LUT's (Look Up Tables), which are the basic logic building block of an FPGA, are your problem.  You are using over 100% of the LUT's in this FPGA.  To fit in this FPGA you will have to reduce the amount of logic (and/or gates, additions, comparisons, etc.) in your design.
    -RB

  • Decrease compilation time

    Hello
    In my application I have 4 Model project and one ViewController project.
    In the log file , the compilation takes 3 minutes! With the startup of the server I'm starting the application for about 5-6 minutes each time.
    Is there some way to decrease this time?
    here is the snipped from the log that takes 3 minutes (It's too long I know but maybe it would be helpful):
    [4:59:18 PM] Appc compilation begin
    Compiling out of process...
    F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\jre\bin\javaw.exe -Xms128m -Xmx512m -Xverify:none -client -classpath F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\lib\tools.jar;F:\Dreamix\Oracle\Middleware12\wlserver_10.3\server\lib\weblogic.jar -Dweblogic.jsp.diagnosticWithAbsolutePath=true -Dweblogic.classloader.noJarSigners=true weblogic.appc -library "C:\Documents and Settings\game\Application Data\JDeveloper\system11.1.1.2.36.55.36\o.j2ee\.wlLibs\jsp\ADF-Faces-Components11.war@name=ADF-Faces-Components,F:\Dreamix\Oracle\Middleware12\wlserver_10.3\common\deployable-libraries\jsf-1.2.war@name=jsf@libimplver=1.2.9.0,C:\Documents and Settings\game\Application Data\JDeveloper\system11.1.1.2.36.55.36\o.j2ee\.wlLibs\jsp\ADF-Data-Visualization1.1.war@name=ADF-Data-Visualization,C:\Documents and Settings\game\Application Data\JDeveloper\system11.1.1.2.36.55.36\o.j2ee\.wlLibs\jsp\Trinidad-Components1.2.war@name=Trinidad-Components,F:\Dreamix\Oracle\Middleware12\wlserver_10.3\common\deployable-libraries\jstl-1.2.war@name=jstl@libimplver=1.2.0.1,F:\Dreamix\Projects\TechnoclassADF\ViewController\classes\.wlLibs\jsp\TCCustomComponents1.0.war@name=TCCustomComponents" -plan C:\DOCUME~1\game\LOCALS~1\Temp\ViewController996397250600113496_plan\plan.xml -jsps "@C:\DOCUME~1\game\LOCALS~1\Temp\appcFileList6512737247651299161.txt" -output F:\Dreamix\Projects\TechnoclassADF\ViewController\classes\.wlsjsps -g -forceGeneration -classpath F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\jre\lib\resources.jar;F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\jre\lib\rt.jar;F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\jre\lib\jsse.jar;F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\jre\lib\jce.jar;F:\Dreamix\Oracle\Middleware12\jdk160_14_R27.6.5-32\jre\lib\charsets.jar;F:\Dreamix\Projects\TechnoclassADF\.adf;F:\Dreamix\Projects\TechnoclassADF\ViewController\classes;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.pageflow_11.1.1\adf-pageflow-impl.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.pageflow_11.1.1\adf-pageflow-dtrt.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.pageflow_11.1.1\adf-pageflow-fwk.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.pageflow_11.1.1\adf-pageflow-rc.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.controller_11.1.1\adf-controller.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.controller_11.1.1\adf-controller-api.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.controller_11.1.1\adf-controller-rt-common.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\adf-controller-schema.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\trinidad-api.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\trinidad-impl.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\adf-richclient-api-11.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\adf-richclient-impl-11.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share_11.1.1\adf-share-support.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share.ca_11.1.1\adf-share-ca.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share.ca_11.1.1\adf-share-base.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share_11.1.1\adfsharembean.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share_11.1.1\adflogginghandler.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.idm_11.1.1\identitystore.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.javacache_11.1.1\cache.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.security_11.1.1\adf-share-security.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.security_11.1.1\adf-controller-security.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.activation_1.1.0.0_1-1.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\adfmweb.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.mds_11.1.1\mdsrt.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.mds_11.1.1\oramds.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.servlet_1.0.0.0_2-5.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.jsp_1.1.0.0_2-1.jar;F:\Dreamix\Oracle\Middleware12\wlserver_10.3\server\ext\jdbc\oracle\11g\ojdbc6.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\jlib\commons-cli-1.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share_11.1.1\commons-el.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share_11.1.1\jsp-el-api.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.share_11.1.1\oracle-el.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.bali.share_11.1.1\share.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.xmlef_11.1.1\xmlef.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.dms_11.1.1\dms.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.xdk_11.1.0\xml.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.xdk_11.1.0\xmlparserv2.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.ucp_11.1.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.odl_11.1.1\ojdl.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.javatools_11.1.1\javatools-nodeps.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jmx_11.1.1\jmxframework.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jmx_11.1.1\jmxspi.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.management_1.2.1.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.management.j2ee_1.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\org.apache.commons.beanutils_1.6.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\org.apache.commons.logging_1.0.4.jar;F:\Dreamix\Oracle\Middleware12\modules\com.bea.core.apache.commons.collections_3.2.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jsf_1.2.9\glassfish.jsf_1.2.9.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jsf_1.2.9\glassfish.jstl_1.2.0.1.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jsf_1.2.9\javax.jsf_1.2.0.1.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jsf_1.2.9\wls.jsf.di.jar;F:\Dreamix\Oracle\Middleware12\modules\glassfish.el_2.1.1.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\dvt-utils.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\dvt-jclient.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\dvt-trinidad.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\dvt-faces.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\jlib\jewt4.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\jlib\inspect4.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\jaxrpc-api-10.1.3.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\wsclient-10.1.3.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\wsserver.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\wssecurity.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\wsdl.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\orasaaj.jar;F:\Dreamix\Oracle\Middleware12\modules\com.bea.core.weblogic.saaj_1.4.0.0.jar;F:\Dreamix\Oracle\Middleware12\modules\com.oracle.ws.orawsdl_1.1.0.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\orawsrm.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\orawsrel.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.xml.registry_1.0.0.0_1-0.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\orajaxr.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\xsdlib.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\mdds.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\wsif.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.fabriccommon_11.1.1\fabric-common.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\org.jaxen_1.1.1.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.pki_11.1.1\oraclepki.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\ojpse.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.osdt_11.1.1\osdt_core.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.osdt_11.1.1\osdt_cert.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.osdt_11.1.1\osdt_xmlsec.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.osdt_11.1.1\osdt_wss.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.osdt_11.1.1\osdt_saml.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.osdt_11.1.1\osdt_saml2.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.ldap_11.1.1\ojmisc.jar;F:\Dreamix\Oracle\Middleware12\modules\com.oracle.ws.http_client_1.1.0.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.xdb_11.1.0.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.xml.stream_1.0.0.0.jar;F:\Dreamix\Oracle\Middleware12\modules\glassfish.jaxb_1.2.0.0_2-1-7.jar;F:\Dreamix\Oracle\Middleware12\modules\glassfish.jaxb.xjc_1.2.0.0_2-1-7.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\webservices\lib\oc4j-schemas.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.odl_11.1.1\ojdl2.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.iau_11.1.1\fmw_audit.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\org.apache.commons.digester_1.8.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\org.springframework_2.0.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.wsm.common_11.1.1\wsm-policy-core.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.wsm.common_11.1.1\wsm-pmlib.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.wsm.agent.common_11.1.1\wsm-pap.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.wsm.agent.common_11.1.1\wsm-agent.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.wsm.common_11.1.1\wsm-secpol.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.javatools_11.1.1\javamodel-rt.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.mail_1.4.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.webservices_11.1.1\lwdom.jar;F:\Dreamix\Oracle\Middleware12\modules\com.bea.core.woodstox_1.0.0.0_3-2-5.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jps_11.1.1\jps-api.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jps_11.1.1\jps-common.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\adf-faces-databinding-rt.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.ldap_11.1.1\ldapjclnt11.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jps_11.1.1\jps-ee.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jps_11.1.1\jps-internal.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jps_11.1.1\jps-unsupported-api.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.jps_11.1.1\jacc-spi.jar;F:\Dreamix\Oracle\Middleware12\modules\javax.security.jacc_1.0.0.0_1-1.jar;F:\Dreamix\Projects\TechnoclassADF\extlib\jdom-1.1\build\jdom.jar;F:\Dreamix\Projects\TechnoclassADF\extlib\jdom-1.1\lib\jaxen-core.jar;F:\Dreamix\Projects\TechnoclassADF\extlib\jdom-1.1\lib\jaxen-jdom.jar;F:\Dreamix\Projects\TechnoclassADF\extlib\jdom-1.1\lib\saxpath.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.javatools_11.1.1\resourcebundle.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\jlib\bundleresolver.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\adflibfilter.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\adf-faces-changemanager-rt.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.facesconfigdt_11.1.1\facesconfigmodel.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.facesconfigdt_11.1.1\taglib.jar;F:\Dreamix\Projects\TechnoclassADF\extlib\log4j-1.2.15.jar;F:\Dreamix\Projects\TechnoclassADF\extlib\log4j-1.2.15.jar;F:\Dreamix\Projects\TechnoclassADF\CustomComponents\deploy\tcCustomComponents.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\dvt-databindings.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.view_11.1.1\dvt-facesbindings.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\jdev\lib\jdev-rt.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\sqlj\lib\runtime12.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\adfm.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\groovy-all-1.6.3.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\adfdt\lib\adf-dt-at-rt.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\adfdt\lib\adf-transactions-dt.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\adfdt_common.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\db-ca.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\jdev-cm.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\bc4j-mbeans.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\bc4jwizard.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n-collation.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n-lcsd.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n-mapping.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n-servlet.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n-translation.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n-utility.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.nlsrtl_11.1.0\orai18n.jar;F:\Dreamix\Projects\TechnoclassADF\CommonModel\deploy\CommonModelLib.jar;F:\Dreamix\Projects\TechnoclassADF\ModModel\deploy\ModModel.jar;F:\Dreamix\Projects\TechnoclassADF\STModel\deploy\STModel.jar;F:\Dreamix\Projects\TechnoclassADF\OSNModel\classes;F:\Dreamix\Oracle\Middleware12\jdeveloper\BC4J\jlib\bc4jtester.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\adfm-debugger.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.adf.model_11.1.1\regexp.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.help_5.0\ohj.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.help_5.0\help-share.jar;F:\Dreamix\Oracle\Middleware12\oracle_common\modules\oracle.help_5.0\oracle_ice.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\ide\lib\idert.jar;F:\Dreamix\Oracle\Middleware12\jdeveloper\ide\lib\javatools.jar;F:\Dreamix\Oracle\Middleware12\wlserver_10.3\server\lib\weblogic.jar F:\Dreamix\Projects\TechnoclassADF\ViewController\public_html
    [5:02:01 PM] Appc compilation end

    Hi all,
    I have this problem too, and I know the problem isn't my hardware, because I'm running JDeveloper on a PC with these specs: Win 7 64bit, cpu: intel Core i7-3930K, 16G RAM, SSD Hard.
    Also all JDK that I'm using are 64bit, But when my project got bigger, I have these problem too. I can't count on my project RUN TIME, because of hanging JAVAW.exe !
    Sometime it passes quickly as a flash, but sometime it takes more than an hour (maybe more!) with same project!
    As "a.gruev" mentioned, it's NOT for Compiling Time, and NOT for Weblogic Start Time, it's just JAVAW that takes a long time!
    I couldn't find any solution on the net, but I've checked the JAVAW.EXE and I've realized after more than 5 min it doesn't do anything special(!) and just waits, waits, and waits!!
    So, I've found a solution incidentally, but I don't know if it's a good solution or not, but it works for me. Every time JDeveloper takes more than 5 min by JAVAW, I'll open "Resource Monitor" in Win 7, and will find javaw.exe in cpu list.
    After that, I'll choose "Analyze Wait Chain" via Context Menu on Javaw.exe, and it'll popup a panel that shows two chained thread of javaw.exe. Finally, I'll select Sub-Thread and will order to end process of Sub-Thread, and at last waiting problem will be solved! And JDeveloper will do next step (Weblogic starting commands).
    It's working for me, and I hope helps other person who have my problem too.

Maybe you are looking for

  • Setup for Discoverer to have multiple sessions opening in different browser

    What is the setup for Discoverer or Windows 6 browser to have multiple discoverer sessions opening in different browser windows at the same time in Discoverer 10g Plus? We have implemented Discoverer 10g Plus just to be used as an extract tool. We ha

  • AME CS4 darkens h.264 video files after export

    Finding something really weird happening.  Whenever I am exporting a file through AME into a quicktime movie file, h.264, the final product is darkened, almost like there is a grey filter in front of it.  I can't find any setting that might be doing

  • Combining Webdympro app with BSP- HELP WILL BE REWARDED!!!

    Hello all, i have a situation. I have to call a webdympro app from bsp application, without refreshing the current page (the job is done internally), i mean without using the method call_application. The thing is that i have to use a Web services but

  • How can I get confirmation that my email was received by addressee?

    In Outlook I could choose the option of receiving a confirmation once the email I had sent was either delivered and/or read. I can't find this option anywhere in iMail. Does anybody know if this exists and if so, how do I do that?

  • Combining and matching the sound of 2 audio files

    I have an audio file, speech only, that was recorded in 3 different sessions.  the 3 segments don't match in tone.  Is there a tool that will sample all 3 pieces and smooth the whole file out, so it sounds the same?  If not, where can I go to find ou