OpenSPARCT1 on Virtex-7

Hi,
I am trying to implement OpenSPARCT1 on Xilinx Virtex-7(VC707 XC7VX485T-2FFG1761CES Evaluation Board), single core and multi core. I first tried the EDK project on Virtex-5 and now I want to check feasibility of implementation of the same on Virtex-7. But I am facing a few problems as below:
1. Generating NGC netlist for Virtex-7 - For rxil command, the OpenSPARCT1 package does not contain the .xst file for my Virtex-7 device. How can I create one or modify the others for my FPGA? Also I tried creating a project on ISE 13.4 and added a copy of all the files mentioned in /design/sys/iop/sparc/xst/sparc.flist but the synthesis is not running due to many missing files and unrecognized modules.
2. I earlier implemented the EDK project on Xilinx EDK 10.1. How can I make it run using Xilinx EDK 13.4? Previously it showed the error - ERROR:EDK:3548 - Revup to 13.4 failed
ERROR:EDK:3413 - Error(s) were encountered while updating your project.
Any inputs for solutions to the above problems would be highly appreciated.
Thanks
pk21

Hi,
I found a solution to my problem. I created a .xst file for virtex-7 device by copying device parameters given in a random ISE and I was able to generate the bit file for single-core 4-thread. It uses hardly 18½ LUT resources.
But still the EDK problem persists, if anyone has a solution, please contribute.
Also has anybody tried to implement a dual-core on single FPGA? I am trying to generate bit-file for dual core but I am not able to find options to do so. Please help!!
Thanks in advance

Similar Messages

  • How to overclock an opensparcT1 core?

    Hi all,
    I am trying to find the max speed of the opensparcT1 core which is implemented on a Virtex 5. Anyone knows how to do this?
    Thanks.
    Steve

    h,
    I would start reading the users guides, and reference manuals.  I would work example through the tools.
    An IP block is nothing but a verilog or VHDL block that you decide to use over again.  Once your block is working, the tools (ISE or Vivado) allow you to capture it, and encapsulate it as an IP block that can be re-used later in other projects (it becomes a library function).
    So, first get it to work.  Then worry about making it an IP block, and then, only if you need to use it again and again in other projects.  If not, then there is no need to go to the trouble of making it an IP block -- just use the verilog or VHDL whenever you need it.
     

  • Can OpenSPARCT1 be installed on Linux?

    Can OpenSPARCT1 be installed on Linux, or it can only be installed on Solaris?
    Thanks.

    I'm trying to install OpenSparc T1 Architecture and Performance Model. Does it need Solaris, or I can run it on linux as well. In the website it says it needs solaris.
    When I try to follow the steps on the README file, it asks to download OpenSparcT1_SAM.tar.bz2, which does not exist anywhere. I thought this is just refering to the OpenSparcT1_Arch.1.5.tar.bz2 with different name. But no, it keeps refering to files that does not exists when I extracted the .tar file. Like OpenSPARCT1_SAM.cshrc
    When I try to follow the steps on README.sam file, I cannot find the files refered to this document like setup_sam.sh

  • Microblaze's purpose in OpensparcT1 Xilinx design

    Hi,
    I would like to know what's exactly the purpose of the Microblaze in the Xilinx project with OpensparcT1? It is said that it is used for handling memory and input/output transactions, but is it a must to use the Microblaze? is it possible to overcome its use or not? isn't generally the processor that handles itself these transactions?
    Thanks for answering
    Regards

    Using MicroBlaze allowed us to connect up automatically to the Xilinx memory controller and other peripherals. It also allowed us to debug the memory interface.
    Of course, using the MicroBlaze to handle all the memory transactions in software is slow. Connecting the core directly to the memory controller and peripherals should dramatically improve the system performance. But nobody has done it yet.
    formalGuy

  • LabVIEW driver for Xilink Virtex

    Does someone have a driver for Xilink's Virtex. We are going to be using a Virtex 4 for some undergraduate computer engineering labs and need a LabVIEW dirver.
    Thanks,
    GRE

    Hi Mark,
    LabVIEW FPGA can only be used for NI Reconfigurable IO (NI-RIO) hardware. If you would like to learn more, the FPGA page of ni.com has alot of useful information on what NI-FPGA module supports.
    Regards,
    Andrew Eddleman
    National Instruments
    RIO Embedded Hardware PSE
    CompactRIO Developers Guide

  • ISE 14.7 Evaluation License... Problems supporting specific Virtex-5 device...

    Good afternoon...
    I'm trying to evaluate ISE 14.7 as an alternative to a very aged version of ISE that is being used to support a legacy design.  The design uses a Virtex-5 (xc5vfx100t).  Synthesis fails when platgen blows up declaring that there is no valid license for this specific part.  I should be on day 1 of a 30 day eval license.  :-)  Any assistance would be greatly appreciated!
    Platgen Log Output:
    Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
    Command Line: platgen -p xc5vfx100tff1136-2 -lang vhdl -intstyle ise -toplevel
    no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
    ERROR:EDK - INFO:Security:71 - If a license for part 'xc5vfx100t' is available,
       it will be possible to use 'XPS_TDP' instead of 'XPS'.
       INFO:Security:61 - The XILINXD_LICENSE_FILE environment variable is not set.
       INFO:Security:63 - The LM_LICENSE_FILE environment variable is not set.
       INFO:Security:68 - For more information or for assistance in obtaining
        a license, please run the Xilinx License Configuration Manager
              (xlcm or "Manage Xilinx Licenses".)
       INFO:Security:68a - user is John.Wiley, on host WILEYDESKTOP.
       WARNING:Security:9b - No 'XPS' feature version 2013.10 was available for part
       'xc5vfx100t'.
       ERROR:Security:12 - No 'xc5vfx100t' feature version 2013.10 was available
       (-5),
            so 'XPS_TDP' may not be used.
       No such feature exists.
       Feature:       XPS
       License path:
       C:/.Xilinx\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx
       .lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilin
       x\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;c:\Users\john.wiley\.Xilinx\X
       ilinx.lic;
       FLEXnet Licensing error:-5,357
       For further information, refer to the FLEXnet Licensing documentation,
       available at "www.flexerasoftware.com".No such feature exists.
       Feature:       xc5vfx100t
       License path:
       C:/.Xilinx\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx
       .lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilin
       x\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;c:\Users\john.wiley\.Xilinx\X
       ilinx.lic;
       FLEXnet Licensing error:-5,357
       For further information, refer to the FLEXnet Licensing documentation,
       available at "www.flexerasoftware.com".
    ERROR:EDK:440 - platgen failed with errors!
     

    Hi 
    From the xinfo, it looks like you do not have XPS license to use platgen tool.
    Check this answer record for required feature for using platgen tool: http://www.xilinx.com/support/answers/42063.html
    Thanks,
    Vinay

  • About OpenSPARCT1.1.4 simulation

    Hi,
    We have tried running regression of OpenSPARCT1.1.4 with follow command:
    sims -sim_type=ncv -group=thread1_mini -novera_build -novera_run
    It runs correctly. But when we check the file $pwd/2007_05_29/config.v,
    there is no any information like `define FPGA_SYN_NO_SPU
    `define FPGA_SYN_1THREAD
    `define FPGA_SYN
    Can we believe it runs in the thread1_mini envirement instead of core1 envirement?
    shall we write like this:
    sims -sim_type=ncv -group=thread1_mini -novera_build -novera_run -config_rtl="FPGA_SYN_NO_SPU" -config_rtl="FPGA_SYN_1THREAD" -config_rtl="FPGA_SYN" ?
    Who can help us ? Thanks!

    Responses below ..
    Hi,
    We have tried running regression of OpenSPARCT1.1.4
    with follow command:
    sims -sim_type=ncv -group=thread1_mini
    -novera_build -novera_run
    It runs correctly. But when we check the file
    $pwd/2007_05_29/config.v,
    there is no any information like `define
    FPGA_SYN_NO_SPU
    define FPGA_SYN_1THREAD
    define FPGA_SYN
    Can we believe it runs in the thread1_mini
    envirement instead of core1 envirement?Above will build full core1 model but run only single thread diags on that model.
    >
    shall we write like this:
    sims -sim_type=ncv -group=thread1_mini
    -novera_build -novera_run
    -config_rtl="FPGA_SYN_NO_SPU"
    -config_rtl="FPGA_SYN_1THREAD"
    -config_rtl="FPGA_SYN" ?Yes, this is the way to build single thread model specifically for FPGAs. Notice that these three flags are orthogonal. In other words, FPGA_SYN_1THREAD creates single thread model. FPGA_SYN_NO_SPU removes SPU from the model and FPGA_SYN is primarily to replace custom implementation for some logic with FPGA synthesizable code. If you are targeting FPGA technology, and are concerned about the size of the design, then enabling all three flags gives the lowest possible area.
    Also note that the correct syntax of the sims command is -
    sims -sim_type=ncv -group=thread1_mini -novera_build -novera_run -vcs_build_args=+define+FPGA_SYN -vcs_build_args=+define+FPGA_SYN_1THREAD -vcs_build_args=+define+FPGA_SYN_NO_SPU
    Thanks.
    Who can help us ? Thanks!

  • Virtex-7 FPGA VC707

    Virtex - 7 FPGA VC707 power module could not be started no what the output would be sent back to the xilinx can help repair

    hi,
    you need to go through the debug checklist available at http://www.xilinx.com/support/answers/51233.html
    this will help determine if the board is functional.
    --hs

  • FPGA Virtex 2 pro

    Hi,
    Is it possible to use LabView FPGA to create a program and then write the created file to a Memec Virtex 2 Pro development board?
    I understand it can work with theVirtex 2 Pro chip when it is in the NI RIO but is it possible to use the created firmware with a 3rd party board?
    Thanks
    Alex

    cRIO, sbRIO, myRIO, R series boards: all FPGA boards made by NI!
    Best regards,
    GerdW
    CLAD, using 2009SP1 + LV2011SP1 + LV2014SP1 on WinXP+Win7+cRIO
    Kudos are welcome

  • Readback example for virtex 7 family

    Hi All,
    I am new to Xilinx Vivado tool. I am looking forward to create a simple example in Vivado for Virtex 7 to test out the readback capture and readback verify capability . 
    Can I get some working example which I can directly run on my board and test out the readback feature? Or any documentation giving details on implementation would help.
    Rgds
    Sapan

    Thanks Vijay. This information will be very handy. Just wanted to know if we need to instantaite any Xilinx Readback primitive in our design to enable readback? Or just the command sequence would work?
    And if I am right , the documentation covers, readback verify only. Is there anything specific needed for readback capture ?
    Rgds
    Sapan
     

  • Software partitionning on 7.1 OpenSparcT1 release

    Hi,
    In the OpenSparcT1 H.W 7.1 release, when running a software application, is it automatically partitionned between the two processors or should the programmer divide his code between processors?
    Thanks for answering.
    Regards

    Thanks a lot for your answer.
    Another question:
    if the code is partitionned between the two cores, if we want to compile and debug this code, do we need more than one compiler or not?
    what will be different in the software environment that should be be addec to the platform when running one thread only or many?
    Edited by: adac on Apr 20, 2009 5:57 AM
    Edited by: adac on Apr 20, 2009 6:04 AM

  • Looking for opensparcT1 slowest rate simulation

    Hi,
    I've downloaded and ran opensparcT1 chip8_mini regression.
    According to the regression report.log file, slowest rate simulation was *~190[Hz]*:
    "./iob_int_disp_9:chip8_mini:chip8_mini:0/status.log:Cyc= 107199, Sec= 563.730, C/S= 190.2"
    I'm looking for a slower rate testcase, *30[Hz]* and less. It should Probably be a chip testcase where all Interfaces are toggled extensively at the same time.
    Is it available in opensparc T1 env?
    what is the testcase name?
    and finally,
    How can I ran single testcase instead of full/mini regression?
    Thanks for your help,
    Yaniv.
    Edited by: user13467445 on Dec 13, 2010 5:49 AM

    Hi CalebC,
    Using the PULSE_VOLTAGE component (Sources»Signal Voltage Sources), you can generate a pulsed source as you describe. The three attributes that sound of interest to you are:
    Initial value: This is the "zero level" as mentioned in your question
    Pulsed value: This is the "one level"
    Delay Time: This is the turn-on delay.
    The rest of your queries, such as those regarding photon density, sound contextual to your problem rather than a function that Multisim performs, I can't really help you there!
    I hope this helps, good luck!
    Tom
    Applications Engineering, NI UK

  • MIG DDR3 on Virtex-6 - Unroutable situation in PaR

    Hello,
    I have a SP6 design with MIG and at P&R I get this warning:
    WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
    design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
    To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
    Unroutable signal: u_ddr3_controller/memc1_wrapper_inst/memc1_mcb_raw_wrapper_inst/ioi_drp_clk_c pin:
    u_ddr3_controller/memc1_wrapper_inst/memc1_mcb_raw_wrapper_inst/ioi_drp_clk_derived_clock_cb/I0
    This results in one signal not routed. There were some necessary tweaks in the default generated files to configure the correct clocking, and since this is within those files, are there any other changes necessary to get P&R running without this issue?
    Thanks in advance.

    Thanks guys.
    From FPGA editor i can in fact see that the problem is in the calibration clock. ioi_drp_clk is not somehow connected to the BUFG. But i don't understand why. I checked vsrunga's tip and i'm setting the calibration clock at 66MHz. So it should be good.
    Firstly I was using a 25MHz source clock, but now I managed to get a low-jitter external clock synthesizer to get me 166.66MHz. So my clocking configuration for the MIG is:
    C1_CLKOUT0_DIVIDE : integer := 1;  -- 666MHz sysclk_2x
    C1_CLKOUT1_DIVIDE : integer := 1;  -- 666MHz sysclk_2x_180
    C1_CLKOUT2_DIVIDE : integer := 4;  -- 166MHz user fabric
    C1_CLKOUT3_DIVIDE : integer := 10; -- 66.6MHz calibration clock
    C1_CLKFBOUT_MULT : integer := 4;  -- Generate 666MHz from 166
    C1_DIVCLK_DIVIDE : integer := 1;
    I guess that this is correct (tell me if not), so i don't see why P&R is having trouble.
    [NOTE] Device is a Spartan-6, not a Virtex-6 as wrongly mentioned in the topic.
    PCF and NCD files attached as requested by vemulad.
    Thanks.

  • Problems on running OpenSPARCT1 regression

    Hi,
    I am a student and I have downloaded the OpenSPARCT1 HW 1.7. I prefer to use linux operating system, but there are some information written in OpenSPARC_DVguide, it says the regression can only run on Solaris9 or Solaris10 operating system. I am wondering whether it is possible to run regression over linux? and how?
    I have tried to run regression over linux and there are some information exist in linux:
    /data/tools/Novas/Debussy5.2/share/PLI/vcsd/SOLARIS2/pli.a: could not read symbols:File in wrong format
    sims:Caught a SIGDIE. failed building model at /data/home/chench/sparct1/tools/src/sims/sims,1.262 line 2019
    sims:Caught a SIGDIE. Could not build model for regression at /data/home/chench/sparct1/tools/src/sims/sims,1262 line 1272
    Thank you very much!

    You need to convert you ico files to gif's or jpg's.
    Then just place them in the directory where the fmx is or better yet specify their location in the registry.dat file.

  • Virtex-5 power up sequence

    Hi all,
    I need to supply one bank with a VCCO of 2,5 V, and wonder whether it is safe to connect it to the same supply I use for the VCCAUX.
    The datasheets and also AR # 34289 say, that 3-stated I/O is only guaranteed for the sequence int->aux->o, however I'm not sure if simultaneous ramp up does fulfill this requirement. AR # 34289 explicitly states for the Virtex-6 that simultaneous ramp-up is OK, but I could not find this information for the Virtex-5.
    Any help is highly appreciated!
    Stefan
     

    Bill,
    Re-reading through the whole thread, it is clear that in V5 we did not meet our goal of no glitch regardless of sequence.
    If I recall, this was due to a design flaw in the level shifter circuitry.  It was the goal to keep all the level shifters in a benign state until DONE was asserted.
    Thus, the sequence of being powered on and configured, to loss of Vccint, and restoration of Vccint is a violation of the power on sequence for V5.  That means that we do not know if it will glitch or not.
    Sorry about the confusion.  As noted, the flaw was fixed in later technology nodes, but even then, there have been issues with power sequencing.  Safest is to follow both the suggested power on, and power off sequences in the data sheet.  Anything that will result in bad behavior (glitching), or be a reliability issue, is noted in the data sheet.
    I agree that what you have done is the safest way to insure an output will not assert until DONE is asserted.
    I would also be concerned that any outputs dring inputs will power ON the Vcco of the bank in question, so even if you remove Vcco, the bank may be powered from forward biased Vcco clamp diodes which are on every IO pin.
     

Maybe you are looking for