Arbitration settings on R-series FPGA

I have a PXI-7854R on which I'm attempting to sample an Analog Input at its fastest possible rate (nominally 750kHz). By setting "Arbitrate if Multiple Requestors Only" I can set the tick rate to 52 which gives ~769 kHz. Recently I extended my code to add a second optional section which also sampled from the same AI channel, but would never be able to do so at the same time (inside different cases) and therefore could not compete for the I/O. However this dropped my maximum rate to 56 ticks (~714 kHz), presumably because arbitration code was added in the compilation. A "Never Arbitrate" option is not made available for Analog Inputs, although it is present on the same card for Analog Outputs.
Does anyone know if this is a limitation of the board or of the software environment? I'm currently running back a couple of versions (LV 2012 with NI-RIO 12.1) but could upgrade if that helped. I won't be changing the board though - I'll work around the issue if I have to.
Solved!
Go to Solution.

Hi Steve K,
I believe so. I'm attaching a link below to an entry in the LabVIEW 2013 FPGA Module Help file that describes this.
Understanding Arbitration Options (FPGA Module)
http://zone.ni.com/reference/en-XX/help/371599J-01/lvfpgaconcepts/arbitration_options/
Josh B
Applications Engineer
National Instruments

Similar Messages

External Calibration a PXI783x series FPGA board

Good Morning All,
Have any of you any experience with performing an external calibration on a PXI783x series FPGA board. There is an NI-RIO utility to do a self calibration, but we will need to figure a means of do a calibration to an external NIST traceable standard.
Thanks,
Putnam
Certified LabVIEW Developer
Senior Test Engineer
Currently using LV 6.1-LabVIEW 2012, RT8.5
LabVIEW Champion

The only way, at this time, to get external calibration is by sending the board to National Instruments. Unlike Data Acquisition boards there is no way for users to externally calibrate. If you would like to set that up, call in to support and we can get begin that process.
Rick Kuhlman
NI applications Engineer

Internally Route DIO on R Series FPGA

Hello, currently using an R-Series PCIe 7852 board with LabVIEW 2010 SP1 on 64bit Windows 7.
I used to use a 6602 board and would sometimes use the RITS bus to connect the output of one counter to the input of another counter thus saving myself the trouble of having to physically connect them. On the 7852R board I'd like to connect the output of one DIO line to the input of another. I can physically use a wire but wonder if there's anyway of doing it internally like on the 6602?
Thanks,
Ed

Edward,
Stu is correct. On the FPGA you have access to all of the values at the same time, so you could either wire them together or simply just read off the original line instead of looping it back to another input. You actually have much more flexibility in terms of internal routing than on a 6602 card because all of the IO goes through the FPGA, whose behavior you define.The only caveat is that if youre going to be changing this often you may want to physically wire it instead of recompiling a bitfile to connect a single line.
Regards,
Kyle M.
Applications Engineering
National Instruments

How to decide the maximum number of elements for DMA FIFO in R series FPGA

Greetings!
I'm working on a project with NI R series PCIe-7842R FPGA board. To achieve fast data transfer I'm using target-to-host DMA FIFO. And to minimize the overhead, I'd like to make the FIFO size as large as possible. According to the manual, 7842R has 1728 kb (216KB) embedded block RAM, i.e., 108,000 I16 type FIFO elements available in theory (1728,000/16). However the FPGA had compilation error when I requested such amount of elements. I checked the manual and searched online but couldn't find the reason. Can anyone please explain? And in general, what's the max FIFO size given the size of the block RAM?
Thanks!

Hey iron_curtain,
You are correct that moving larger blocks of data can lead to more efficient utilization of the bus, but that's almost certainly not the most important factor here. Assuming of course that the FIFO on the FPGA is big enough to avoid overflows, I'd expect the dominant factor to be the size of read performed on the host. In general, larger reads on the host lead to improved throughput, up to the speed of the bus. This is because FIFO.Read is a relatively expensive software operation, so it's advantageous to make fewer calls to get the same amount of data.
Note that the larger your call to FIFO.Read the larger the host buffer needs to be. Depending on your application, it might need to be several times larger than the read size. You can set the buffer size with the FIFO.Configure node.
http://zone.ni.com/reference/en-XX/help/371599H-01/lvfpgaconcepts/fpga_dma_how_it_works/ explains the various buffers involved. It's important to note that the DMA Engine moves data asynchronously from the read/write nodes on the host and fpga.
Let me know if you have any questions about any of this.
Sebastian

Sin wave generation for R series FPGA

Dear All,
I am generating sin Wave with (FPGA Sin Wave Generation Express vi) from Rseries FPGA Target.Frequency range is from 1500Hz to 3000Hz.Frequency and Amplitude parameters are coming from Host .Wave is going to an AO.The wave is not displaying in my Host with the set parameters as required.
What am I doing wrong??
Certified LabVIEW Architect
Certified TestStand Developer

Hi,
I am using NI 9263 4x AO.the problem was with the FPGA Express vi Parameters used the example sin wave Generation from the FPGA fundamental folder and modified the Host parameters to meet our requirement and it worked fine.
Thanks
Certified LabVIEW Architect
Certified TestStand Developer

R Series FPGA, calculate log base 10 of number =1

Hi all,
I'm stuck on a problem with calculating a base 10 log of a number greater than 1. It seems the natural log function in the High Throughput Math library is limited to the range of 1/e to 1. There must be others who need to work outside this range - how is it done?
thanks,
George
Solved!
Go to Solution.

It looks like you're on the right track, though there's plenty of work left to port to FPGA. The first step would be to modify your error evaluation to use FPGA-supported types, in order to take into account quantization of the LUT values and scaling/interpolation arithmetic. You also need to consider quantization of the x values and include that in your error evaluation unless you can treat the quantized values as exact. 2012 allows SGL types on the FPGA, so that would be a good starting point if it will fit on your target.
Your interpolation scheme is a little complicated; you should be able to do it with a single multiply. There is a Linear Interpolation function on the FPGA Math and Analysis >> Utilities palette. If you right-click on it and select "Convert to SubVI", you can look at the diagram to see how it works. If you go with fixed-point types, you can use Look-Up Table 1D, which will take care of the interpolation for you. It only supports integers, unfortunately, but you can use Fixed-Point to Integer Cast to make use of it in a FXP diagram.

New App Note explains how to program Xilinx 7 series FPGA's eFUSEs on a device programmer

Xilinx 7 series devices contain one-time-programmable eFUSEs to hold the encryption key for on-chip AES encryption/decryption as well as a 32-bit, user-defined value that can be used for any application. The new Xilinx App Note XAPP1260, “eFUSE Programming on a Device Programmer,” explains the files you’ll need to program these eFUSE bits and how to use the Xilinx Vivado Design Suite to create an encrypted programming bitstream for use in a device programmer. A link to a reference design is provided as well.

Thanks for that information.
I did not see that the “go to view link” could change documents. I thought it was only within a document.
I manually added two “go to view links” and that seems to work on both mac and pc computers.
That brings up two questions.
For old files can a acrobat java script batch file be setup to read the hyperlinks in a pdf document and replace them with a “go to view link” style?
Can one place a “go to view link” style in a word document and then have the adobe convert to acrobat process it into the pdf format with the rest of the document? (or set up the converter to make word hyperlinks change to pdf “go to view links”?

Virtex6:Configuration data download to FPGA was not successful. DONE did not go high, please check your configuration setup and mode settings

Hello，everyone.
I am using virtex6 FPGA and trying to download mcs file to PROM and have failed.
I download .bit file to FPGA and succeed.
When i try to download .mcs file to PROM XCF128X-FTG64C(BPI Flash) and choose Slave SelectMAP Mode
and the process is about 68% it fails.
The message below the IMapct is as belows:
done.
PROGRESS_END - End Operation.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
// *** BATCH CMD : assignFile -p 1 -file "C:/Users/Administrator/Desktop/TEST/LED/led.bit"
'1': Loading file 'C:/Users/Administrator/Desktop/TEST/LED/led.bit' ...
done.
INFO:iMPACT:2257 - Startup Clock has been changed to 'JtagClk' in the bitstream stored in memory,
but the original bitstream file remains unchanged.
UserID read from the bitstream file = 0xFFFFFFFF.
INFO:iMPACT:501 - '1': Added Device xc6vlx240t successfully.
INFO:iMPACT - Current time: 2014/3/13 8:48:14
// *** BATCH CMD : Program -p 1
PROGRESS_START - Starting Operation.
Maximum TCK operating frequency for this device chain: 66000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT - 1: Over-temperature condition detected! [ 230.52C > 120.00C]
1: Device Temperature: Current Reading: 230.52 C, Max. Reading: 230.52 C
1: VCCINT Supply: Current Reading:   2.997 V, Max. Reading:   2.997 V
1: VCCAUX Supply: Current Reading:   2.997 V, Max. Reading:   2.997 V
'1': Programming device...
Match_cycle = NoWait.
Match cycle: NoWait
LCK_cycle = NoWait.
LCK cycle: NoWait
done.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0111 1110 0100 1011 1100 0000
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
Match_cycle = NoWait.
Match cycle: NoWait
LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
PROGRESS_END - End Operation.
Elapsed time =     23 sec.
Selected part: XCF128X
// *** BATCH CMD : attachflash -position 1 -bpi "XCF128X"
// *** BATCH CMD : assignfiletoattachedflash -position 1 -file "C:/Users/Administrator/Desktop/TEST/LED/leda.mcs"
INFO:iMPACT - Current time: 2014/3/13 8:49:32
// *** BATCH CMD : Program -p 1 -dataWidth 16 -rs1 NONE -rs0 NONE -bpionly -e -v -loadfpga
PROGRESS_START - Starting Operation.
Maximum TCK operating frequency for this device chain: 66000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT - 1: Over-temperature condition detected! [ 230.52C > 120.00C]
1: Device Temperature: Current Reading: 230.52 C, Max. Reading: 230.52 C
1: VCCINT Supply: Current Reading:   2.997 V, Max. Reading:   2.997 V
1: VCCAUX Supply: Current Reading:   2.997 V, Max. Reading:   2.997 V
'1': BPI access core not detected. BPI access core will be downloaded to the device to enable operations.
INFO:iMPACT - Downloading core file D:/Xilinx/14.3/ISE_DS/ISE/virtex6/data/xc6vlx240t_jbpi.cor.
'1': Downloading core...
Match_cycle = NoWait.
Match cycle: NoWait
LCK_cycle = NoWait.
LCK cycle: NoWait
done.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0111 1110 0100 1011 1100 0000
INFO:iMPACT:2492 - '1': Completed downloading core to device.
Current cable speed is set to 6.000 Mhz.
Cable speed is default to 3Mhz or lower for BPI operations.
Current cable speed is set to 3.000 Mhz.
Setting Flash Control Pins ...
Setting Configuration Register ...
Populating BPI common flash interface ...
Common Flash Interface Information Query completed successfully.
INFO:iMPACT - Common Flash Interface Information from Device:
INFO:iMPACT - Verification string: 51 52 59
INFO:iMPACT - Manufacturer ID:        49
INFO:iMPACT - Vendor ID:             01
INFO:iMPACT - Device Code:           18
Setting Flash Control Pins ...
Using x16 mode ...
Setting Flash Control Pins ...
Setting Configuration Register ...
'1': Erasing device...
'1': Start address = 0x00000000, End address = 0x008CE03B.
done.
'1': Erasure completed successfully.
Setting Flash Control Pins ...
Using x16 mode ...
Setting Flash Control Pins ...
Setting Configuration Register ...
INFO:iMPACT - Using Word Programming.
'1': Programming Flash.
done.
Setting Flash Control Pins ...
'1': Flash Programming completed successfully.
Using x16 mode ...
Setting Flash Control Pins ...
Setting Configuration Register ...
'1': Reading device contents...
done.
'1': Verification completed.
Setting Flash Control Pins ...
Current cable speed is resumed to 6.000 Mhz.
'1': Configuration data download to FPGA was not successful. DONE did not go high, please check your configuration setup and mode settings.
`Elapsed time =    814 sec.
and i find many people have met the same thing. But they are spartan series FPGA and i try to low the Resistances of Mode pins,M0 M1 and M2, but the problem does not been solved.
I have read the status Registers and find there is an over-temperature state
and in Impact i could not readback the registers. It is strange.
I am anxious about this problem and have not solved it yet
What reasons may it be?
Hope for your answer, thank you

Hi~I want to know if you solve the configuration problem for virtex-6?
As I encounter the  same configuration problem, I want to consult  you with some question.
Can I have your email?
gszakacs wrote:
I have measured the VCCINT and find it is 1.0V, not 2.997V;
That is not at all surprising. I always assumed the problem is with reading the XADC (system monitor) block and not with the voltage or temperature.
my Reference board is ML605
That would have been nice to know at the beginning...
It seems that you have selected the correct mode, assuming your jumpers are set as required in the ML605 Hardware User's Guide. See table 1-27, table 1-33 and the note below it about switch S1.
I'm not that familiar with the details of this reference design, but it may be that the slave SelectMap circuitry requires a reset or power cycle to actually configure the FPGA. Have you tried power-cycling to see if the FPGA boots from the flash?
I'd also suggest that you select the V6 in the JTAG chain view, then go to the debug menu of Impact and select Read Device Status (this is from memory, but it's something like that). That will not only show the bits of the configuration status register, but also describe what each bit means. Among other things you can check the state of the FPGA's configuration logic and the Mode pins.

HT203180 I downloaded a tv series to my laptop and it plays on the laptop no problem, but won't play on my iPad. The sync process seemed to sync it and the settings section on the iPad suggests the series was there, but there's no icon to select on under

All other tv series that I have purchased via iTunes sync to my iPad no problem. This one for some reason 'seems' to sync properly (according to the iTunes sync progress bar) and is listed for a short time in the video section under 'settings', but the series icon doesn't appear under 'videos' from the main screen to actually play it. Then it disappears from the settings section too. I have tried to redownload direct to the iPad from the 'purchased items' on iTunes but the same problem still occurs? The series plays fine on my laptop. Any ideas?!

Hi Rob,
Thanks for visiting Apple Support Communities.
The steps in this article can help:
iOS: Device not recognized in iTunes for Windows
http://support.apple.com/kb/TS1538
Best Regards,
Jeremy

Is there a way to change the default colors for data series in charts?

I have tried to find settings for data series colors in the various CSS files but have not found any.

Did you try:
OracleBI/web/app/res/s_.../popbin/
EX:
line.pcxml Look for <SeriesDefinition ...
we modified the line width and a few other things. You'll have to modify all the pcxml files for all the chart types you want to customize.

Scatter plot graphs, more than 2 series possible?

It's been very difficult for me to put 3 or 4 series of data in scatter graphs and connect the dots with lines as in Excel, it just doesn't allow me. I made a graph before using line graph model but it turns out that in the x axis (which in this case is time in weeks) I need to show the distance proportionally (i.e. 0,2,6,12 and 16 weeks) and I can't find how to do it with a simple line graph. Tried in excel and is easy using the scatter plot graph (very simple, using exactly the same data arrangement). But numbers does not accept the series of data (it only accepts X,Y per series) and in second place there is not lines connecting the dots. Any of you guys have a suggestion?. I'd really prefer to use numbers bit do not why is so difficult to scatter graph the data. Thanks

The default for X-Y pairs can actually be pretty handy, though often it is not. You can easily turn it into one X and a bunch of Y's. Connecting lines are also available.
My assumption from your post is you have a column of X values and several columns of Y values.
1) All data for a scatter plot must be in "normal" data cells, none in header cells.
2) Select all the X & Y data and create a scatter chart.
3) There is a "gear" at the top left of the colored box in the table that indicates the data in the chart. Click it and choose to share X values. Now you should have one column labeled "X" and several labeled "Y" and your chart will show each Y as a separate series.
4) With the chart selected (the whole chart, not one of the series), go to the Chart tab of the inspector, go to the series tab, look for the words "connect points" and choose what kind of line you want to connect the points. Alternatively or additionally, you could make trendline curves by clicking on "advanced". Also, you can do them one at a time and choose different settings for each series by selecting each series separately.
If you have gaps in your Y data, it will not connect the points on either side of the gap, you will have a missing line segment.
If your X data is unsorted, some connecting lines may go right-to-left, not left-to-right.

Tools for TMR designs in 7-series

what development tools are available for the 7-series FPGAs to aid in a radiation tolerant design like Triple-modular redundancy?
Jo

j,
Radiation tolerance is not discussed here in these forums.
Please contact your authorized Xilinx distributor, or directly the Xilinx Aerospace/Defense support team.

Choosing Output (Color) Settings When Creating A Photoshop PDF

I created an illustration in Photoshop (CS2). I worked in RBG. I'm transmitting it to a printer who requires that I send it as a PDF.
I make a copy of the original .psd file. I embed the fonts (rasterize text). I flatten the file. I do a Save As to save it as a PDF.
When I do the Save As, I embed color profile sRBG IEC61966-2.1.
Now I have to mark all the PDF settings in a series of display windows: General, Compression, Output, Security.
The one I'm having doubts about is the third group: the Output (Color) settings.
Here's my question:
Having embedded the RBG profile (sRBG IEC61966-2.1) in my PDF file, if I choose "No Conversion" and "Include Destination Profile," can I be sure that the printer will print my illustration using the embedded color profile sRBG IEC61966-2.1?
I thought it might be helpful to show all the Photoshop display windows in the above sequence, so I've also posted this question here:
http://markarmstrongillustration.wordpress.com/514-2/
Would sincerely appreciate your feedback-- many thanks.

Hi again Scott,
Thanks again for your very helpful feedback. Let me try to sum up what else I've learned, and to try to put the situation in perspective.
I did cover art for a guy who's self-publishing thru Createspace, which is a print-on-demand subsidiary of Amazon. I'm currently awaiting a proof to see how the colors turned out.
I work in Photoshp. Createspace requires cover art files to be submitted in PDF format. You can work in either RGB or CMYK, they say-- doesn't matter.
When I save my file (in Photoshop) as a Photoshop PDF, I can embed the color profile I used. In my case, that was sRGB IEC61966-2.1. And I did embed that profile. I also have to enter Output (Color) settings for the PDF. I went with "No Conversion" (i.e., stick with sRGB IEC61966-2.1) and "Include Destination Profile" (which I thought-hoped would be my embedded profile, again, sRGB IEC61966-2.1).
But I wasn't sure-- I have very limited experience submitting PDF files for print-- so I posted my question here. I also posted it to the Createspace Community Forum, and I also sent it to Createspace Tech Support.
The response I got in the CS Forum was very helpful-- FYI here it is:
"I participated in some of those discussion where no one seemed to agree on a correct answer -- and decided to try to find one (at least, for me and my projects). To that end, I designed a color reference sample booklet, dropped in color swatches working in RGB and CMYK, printed/distilled the pages to PDF using every reasonable combination of settings I could think of, and over the past couple of months have ordered proofs of each and compared the resulting colors to the colors in a commercial printer's 4-color process guide. When working in RGB, I got the most accurate color by selecting the "Convert to sRGB IEC61966-2.1" option and embedding the sRGB ICC color profile data. Obviously, I can't say if that's the right answer for someone else, but it was in my case."
And here's the not-so-helpful response I got from CS Support:
"We accept files in both the RGB and CMYK color spaces. We recommend maintaining all original artwork in Adobe RGB, which allows for the best possible conversion to our digital, CMYK printers.
I apologize that I am unable to offer specific information regarding which color space to use during file creation. We will accept either Adobe RGB or sRGB submissions - we do not recommend one over the other. Any images may be tagged with your choice of CMYK or RGB profiles or left untagged in a generic color space and as such, you are welcome to create your PDF files through any program or method you like.
It is because of the numerous programs and methods available that we are unable to give technical assistance with PDF creation.
I understand your desire to ensure accurate color reproduction; unfortunately, color management for books is not something that we offer at this time.
As you are required to order a proof before making a title available for sale, you will have the opportunity to review a physical copy to ensure you are satisfied with the color. After reviewing the proof copy, you may make adjustments to your files if necessary."
I also googled "color profiles" and "printing" and came across this statement:
"Many printers now prefer digital art files be supplied in the RGB color space with ICC profiles attached. Images can then be converted to the CMYK color space by the printer using color management methods that honor profiles if present; this helps preserve the best possible detail and vibrancy."
And I also found a very credible site (http://www.kenrockwell.com/tech/adobe-rgb.htm) which said that Adobe RGB (1998) is, essentially, only used by niche photographers, and which recommended sRGB IEC61966-2.1 as the "universally accepted" RGB color profile.
Anyway--
Based on all the above, including your own feedback, I think I made the right choices-guesses for my PDF, at least for one being sent to Createspace: embed sRGB IEC61966-2.1, and specify "No Conversion" and "Include Destination Profile." At any rate, I'll get to see how closely the colors match when I finally see the proof.
Probably more than you wanted to know. Oh, well...

Fixed point division on FPGA doesn't show the fraction part

Hi,
I'm trying to normalize a fixed-point complex vector. My problem is in the part of fixed point division. Assuming I am dividing x by y (x/y), then I multiply first x by 2^26 and y by 2^9 then divide both of them using high throughput function then multiply the result by 2^-17 and here the problem appears. The result is zero, and the fraction part doesn't appear. My question is: does the "scale by power of 2" block discards the fraction part and only keeps the integer part, even if the input is a fixed point input with fraction part of 20 bits length? If so then how can I get the result of dividing a number by a bigger one? I mnean how can I display a result < 1? If not, then why isn't the fraction part displayed? The numbers I used as an example are: x=10, y=182.
The indicator is adjusted to have 64 bit word length and 44 integer length. I also write this data into a memory element and then read it through a FIFO to transfer it to the RT vi. Both of the memory and the FIFO are configured with the same word and integer lengths above. I am using 7965R series FPGA.
Thanks in advance.

It's worth noting that I tried this same procedure on RT vi itself and the fraction part was displayed.

TWO independent square wave generators on sbrio9632 fpga

I am using sbrio9632, I need to generate 2 different PWM signals for driving 2 different motors in the same time. I`ve put 2 square wave generators but when I change the parameters (frequency, duty cycle) of the first generator, the parameters of the second generator are automatically changed. So i supose that there is only one square wave generator that can be used. Any solution ? Is it possible to use 2 different square generators on the same board ?
Thank you !

The Square Wave Generator is a little quirky when operating outside of a Single-Cycle Timed Loop, because it needs to ensure that it is called at a rate that will produce the edges of the square wave with precise timing. So it operates similar to a loop timer, in that it blocks execution until it is ready to output a high-low or low-high transition. See the example at examples\R Series\FPGA Fundamentals\Analysis and Control\Square Wave Generator\Square Wave Generator (FPGA).vi for more information.

Arbitration settings on R-series FPGA

Similar Messages

Maybe you are looking for